Patent US6916698B2 successfully refreshed from Google Patents.
US6916698B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
High performance CMOS device structure with mid-gap metal gate
Assignee: International Business Machines Corp
•
Filing: 2004-03-08
•
Granted: 2005-07-12
•
Expires: 2024-03-08
Abstract
Abstract High performance (surface channel) CMOS devices with a mid-gap work function metal gate are disclosed wherein an epitaxial layer is used for a threshold voltage Vt adjust/decrease for the PFET area, for large Vt reductions (˜500 mV), as are required by CMOS devices with a mid-gap metal gate. The present invention provides counter doping using an in situ B doped epitaxial layer or a B and C co-doped epitaxial layer, wherein the C co-doping provides an additional degree of freedom to reduce the diffusion of B (also during subsequent activation thermal cycles) to maintain a shallow B profile, which is critical to provide a surface channel CMOS device with a mid-gap metal gate while maintaining good short channel effects. The B diffusion profiles are satisfactorily shallow, sharp and have a high B concentration for devices with mid-gap metal gates, to provide and maintain a thin, highly doped B layer under the gate oxide.
Inventors
- 👤 Anda C. Mocuta
- 👤 Meikei Ieong
- 👤 Ricky S. Amos
- 👤 Diane C. Boyd
- 👤 Dan M. Mocuta
- 👤 Huajie Chen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 12:58
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/0172; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
151 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the doped epitaxial layer comprising a boron and carbon co-doped silicon enitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron and carbon doped silicon epitaxial layer spaced from the substrate and extending to the surface of the device.
Claim 2
Independent Claim
151 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the doped epitaxial layer comprising a boron and carbon co-doped silicon enitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron and carbon doped silicon epitaxial layer spaced from the substrate and extending to the surface of the device.
Claim 3
Independent Claim
159 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PEFT area, the p doped evitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron and carbon doped silicon epitaxial layer spaced from the silicon substrate, followed by a boron only doped layer extending to the surface of the device.
Claim 4
Independent Claim
159 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PEFT area, the p doped evitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron and carbon doped silicon epitaxial layer spaced from the silicon substrate, followed by a boron only doped layer extending to the surface of the device.
Claim 5
Independent Claim
160 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-uap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the p doped epitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron only doped silicon epitaxial layer, followed by an undoped silicon layer extending from the boron only doped silicon epitaxial layer to the surface of the device.
Claim 6
Independent Claim
160 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-uap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the p doped epitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron only doped silicon epitaxial layer, followed by an undoped silicon layer extending from the boron only doped silicon epitaxial layer to the surface of the device.
Claim 7
Independent Claim
168 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the p doped epitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped silicon epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron and carbon doped silicon epitaxial layer spaced from the silicon substrate, followed by an undoped silicon layer extending from the boron and carbon doped silicon epitaxial layer to the surface of the device.
Claim 8
Independent Claim
168 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the p doped epitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsequent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped silicon epitaxial layer comprising a carbon doped silicon epitaxial layer on a silicon substrate, followed by a boron and carbon doped silicon epitaxial layer spaced from the silicon substrate, followed by an undoped silicon layer extending from the boron and carbon doped silicon epitaxial layer to the surface of the device.
Claim 9
Independent Claim
151 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the p doped epitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsecuent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a boron doped silicon epitaxial layer on a silicon substrate, followed by an undoped epitaxial surface layer extending from the boron doped silicon epitaxial layer to the surface of the device.
Claim 10
Independent Claim
151 words
A method for fabricating a CMOS device comprising: fabricating the CMOS device with a mid-gap workfunction metal gate which uses the same metal with a mid-gap work function for the gate of both a PFET area and NFET area; adjusting downwardly the threshold voltage Vt for the PFET area by growing a p doped epitaxial layer over the PFET area, the p doped epitaxial layer comprising a boron and carbon co-doped silicon epitaxial layer, wherein the carbon co-doping reduces the diffusion of boron, also during subsecuent activation thermal cycles, to maintain a shallow boron doping profile, which provides a CMOS device with a mid-gap metal gate while maintaining good short channel effects; and, growing the p doped epitaxial layer comprising a boron doped silicon epitaxial layer on a silicon substrate, followed by an undoped epitaxial surface layer extending from the boron doped silicon epitaxial layer to the surface of the device.
Claim 11
Dependent Claim
26 words
The method of claim 5 , including adjusting downwardly the threshold voltage Vt for the NFET area by adding n type dopant to the NFET area.
Claim 12
Dependent Claim
66 words
The method of claim 5 , wherein said PFET area and NFET area are separated by a shallow trench isolation area, said method including the steps of performing a masked etch of a sacrificial oxide layer from over the shallow trench isolation area and the PFET area wbile preserving the sacrificial oxide layer over the NFET area by a photoresist mask thereover to prevent etching thereof.
Claim 13
Dependent Claim
54 words
The method of claim 5 , including using a non-selective epitaxial deposition, and after the non-selective epitaxial deposition covers the entire CMOS device, using a non-critical mask to protect the epitaxial layer over the PFET area, while removing the epitaxial layer over a shallow trench isolation area and the PFET area by an etch.
References Cited (Backward Citations)
US4868135A
Cited
US6043139A
Cited
EP0840362A1
Cited
US6091122A
Cited
US6198157B1
Cited
US6124189A
Cited
JPH1117182A
Cited
US5960270A
Cited
US5952701A
Cited
US6426260B1
Cited
US6180978B1
Cited
US6140688A
Cited
US6143593A
Cited
JP2000183329A
Cited
US6323985B1
Cited
US6639288B1
Cited
US6376293B1
Cited
US6376318B1
Cited
US6373111B1
Cited
US20010009292A1
Cited
US6613626B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-07-11 | 2009-01-10 | 2009-07-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-07-11 | 2013-01-10 | 2013-07-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-07-11 | 2017-01-10 | 2017-07-12 | $7700.00 | Window Closed / Lapsed |