Patent US6763444B2 successfully refreshed from Google Patents.
US6763444B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Read/write timing calibration of a memory array using a row or a redundant row
Assignee: Micron Technology Inc
•
Filing: 2001-05-08
•
Granted: 2004-07-13
•
Expires: 2021-05-08
Abstract
Abstract A number of embodiments of memory devices and methods of performing read/write timing calibration of these memory devices using a row or a redundant row. Addressing of the row or redundant row in a memory array of a memory device may be accomplished by using a calibration fuse bank to address a row or a redundant row of the memory array, by using a fuse bank of the memory device to address a redundant row of the memory array, or by storing the row address of a row in a memory controller and providing the row address to the memory device during calibration. A redundant row used for calibration may be a redundant row not utilized by a memory device during repair of its memory array. A row used for calibration may be a row not utilized by a memory device due to the nature of the specific application in which that memory device is being used. A unique data pattern may then be written to and read from the addressed row or redundant row for read/write timing calibration. Use of a nonutilized row or redundant row for read/write timing calibration according to the present invention enables calibration to be performed during operation of a memory device without compromising data integrity.
Inventors
- 👤 Mark R. Thomann
- 👤 Christopher K. Morzano
- 👤 Wen Li
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 16:19
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/785; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C29/24; G11C29/50; G11C29/50012; G11C7/00; G11C7/22; G11C2207/00; G11C2207/22; G11C2207/2254
Claims Analysis
Total Claims: 73
Claim 1
Independent Claim
57 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating the memory device using one redundant row of the plurality of redundant rows of the memory array.
Claim 2
Independent Claim
57 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating the memory device using one redundant row of the plurality of redundant rows of the memory array.
Claim 3
Dependent Claim
18 words
The method of claim 1 , wherein the one redundant row is not used by the memory array.
Claim 4
Dependent Claim
18 words
The method of claim 2 , further comprising calibrating the memory device while the memory device is operating.
Claim 5
Independent Claim
87 words
A method of calibrating a memory module, the memory module including a plurality of memory devices, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one redundant row of the plurality of redundant rows of the memory array of the at least one memory device.
Claim 6
Independent Claim
87 words
A method of calibrating a memory module, the memory module including a plurality of memory devices, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one redundant row of the plurality of redundant rows of the memory array of the at least one memory device.
Claim 7
Dependent Claim
25 words
The method of claim 4 , wherein the one redundant row is not used by the memory array of the at least one memory device.
Claim 8
Dependent Claim
21 words
The method of claim 5 , further comprising calibrating the at least one memory device while the memory module is operating.
Claim 9
Independent Claim
98 words
A method of calibrating a computer system, the computer system including a memory controller and a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one redundant row of the plurality of redundant rows of the memory array of the at least one memory device.
Claim 10
Independent Claim
98 words
A method of calibrating a computer system, the computer system including a memory controller and a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one redundant row of the plurality of redundant rows of the memory array of the at least one memory device.
Claim 11
Dependent Claim
25 words
The method of claim 7 , wherein the one redundant row is not used by the memory array of the at least one memory device.
Claim 12
Dependent Claim
21 words
The method of claim 8 , further comprising calibrating the at least one memory device while the computer system is operating.
Claim 13
Independent Claim
70 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating the memory device using one row of the rows of the memory array, wherein the one row is not used by the memory array during operation of the memory device.
Claim 14
Independent Claim
70 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating the memory device using one row of the rows of the memory array, wherein the one row is not used by the memory array during operation of the memory device.
Claim 15
Dependent Claim
18 words
The method of claim 10 , further comprising calibrating the memory device while the memory device is operating.
Claim 16
Independent Claim
103 words
A method of calibrating a memory module, the memory module including a plurality of memory devices, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one row of the rows of the memory array of the at least one memory device, wherein the one row is not used by the memory array during operation of the at least one memory device.
Claim 17
Independent Claim
103 words
A method of calibrating a memory module, the memory module including a plurality of memory devices, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one row of the rows of the memory array of the at least one memory device, wherein the one row is not used by the memory array during operation of the at least one memory device.
Claim 18
Dependent Claim
21 words
The method of claim 12 , further comprising calibrating the at least one memory device while the memory module is operating.
Claim 19
Independent Claim
114 words
A method of calibrating a computer system, the computer system including a memory controller and a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one row of the rows of the memory array of the at least one memory device wherein the one row is not used by the memory array during operation of the at least one memory device.
Claim 20
Independent Claim
114 words
A method of calibrating a computer system, the computer system including a memory controller and a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising calibrating at least one memory device of the plurality of memory devices using one row of the rows of the memory array of the at least one memory device wherein the one row is not used by the memory array during operation of the at least one memory device.
Claim 21
Dependent Claim
21 words
The method of claim 14 , further comprising calibrating the at least one memory device while the computer system is operating.
Claim 22
Independent Claim
63 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one redundant row of the plurality of redundant rows of the memory array; and calibrating the memory device using the one redundant row.
Claim 23
Independent Claim
63 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one redundant row of the plurality of redundant rows of the memory array; and calibrating the memory device using the one redundant row.
Claim 24
Dependent Claim
96 words
The method of claim 16 , wherein the calibrating the memory device using the one redundant row comprises: writing a known data pattern to the one redundant row at a slow speed sufficient to insure reliable data transfer; reading a data pattern stored in the one redundant row from the one redundant row at a relatively fast speed; comparing the data pattern read from the one redundant row to the known data pattern written to the one redundant row to determine if an error occurred; and adjusting a data clock delay value based upon the comparison.
Claim 25
Dependent Claim
51 words
The method of claim 17 , further comprising: selecting one DQ line of a plurality of DQ lines of the memory device for calibration; and writing the known data pattern to the one redundant row and reading the data pattern stored in the one redundant row over the one DQ line.
Claim 26
Dependent Claim
96 words
The method of claim 16 , wherein the calibrating the memory device using the one redundant row comprises: writing a known data pattern to the one redundant row at a fast speed; reading a data pattern stored in the one redundant row from the one redundant row at a relatively slow speed sufficient to insure reliable data transfer; comparing the data pattern read from the one redundant row to the known data pattern written to the one redundant row to determine if an error occurred; and adjusting a data clock delay value based upon the comparison.
Claim 27
Dependent Claim
51 words
The method of claim 19 , further comprising: selecting one DQ line of a plurality of DQ lines of the memory device for calibration; and writing the known data pattern to the one redundant row and reading the data pattern stored in the one redundant row over the one DQ line.
Claim 28
Dependent Claim
18 words
The method of claim 16 , wherein the one redundant row is not used by the memory array.
Claim 29
Dependent Claim
18 words
The method of claim 19 , further comprising calibrating the memory device while the memory device is operating.
Claim 30
Independent Claim
132 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one row of the rows of the memory array; and calibrating the memory device using the one row including; writing a known data pattern to the one row at a slow speed sufficient to insure reliable data transfer; reading a data pattern stored in the one row from the one row at a relatively fast speed; comparing the data pattern read from the one row to the known data pattern written to the one row to determine if an error occurred; and adjusting a data clock delay value based upon the comparison.
Claim 31
Independent Claim
132 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one row of the rows of the memory array; and calibrating the memory device using the one row including; writing a known data pattern to the one row at a slow speed sufficient to insure reliable data transfer; reading a data pattern stored in the one row from the one row at a relatively fast speed; comparing the data pattern read from the one row to the known data pattern written to the one row to determine if an error occurred; and adjusting a data clock delay value based upon the comparison.
Claim 32
Dependent Claim
49 words
The method of claim 23 , further comprising: selecting one DQ line of a plurality of DQ lines of the memory device for calibration; and writing the known data pattern to the one row and reading the data pattern stored in the one row over the one DQ line.
Claim 33
Independent Claim
132 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one row of the rows of the memory array; and calibrating the memory device using the one row comprising; writing a known data pattern to the one row at a fast speed; reading a data pattern stored in the one row from the one row at a relatively slow speed sufficient to insure reliable data transfer; comparing the data pattern read from the one row to the known data pattern written to the one row to determine if an error occurred; and adjusting a data clock delay value based upon the comparison.
Claim 34
Independent Claim
132 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one row of the rows of the memory array; and calibrating the memory device using the one row comprising; writing a known data pattern to the one row at a fast speed; reading a data pattern stored in the one row from the one row at a relatively slow speed sufficient to insure reliable data transfer; comparing the data pattern read from the one row to the known data pattern written to the one row to determine if an error occurred; and adjusting a data clock delay value based upon the comparison.
Claim 35
Dependent Claim
49 words
The method of claim 25 , further comprising: selecting one DQ line of a plurality of DQ lines of the memory device for calibration; and writing the known data pattern to the one row and reading the data pattern stored in the one row over the one DQ line.
Claim 36
Independent Claim
75 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one row of the rows of the memory array; and calibrating the memory device using the one row wherein the one row is not used by the memory array during operation of the memory device.
Claim 37
Independent Claim
75 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: activating one row of the rows of the memory array; and calibrating the memory device using the one row wherein the one row is not used by the memory array during operation of the memory device.
Claim 38
Dependent Claim
18 words
The method of claim 27 , further comprising calibrating the memory device while the memory device is operating.
Claim 39
Independent Claim
94 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: providing at least one calibration fuse bank on the memory device; programming the at least one calibration fuse bank with at least one row address corresponding to one redundant row of the plurality of redundant rows; activating the one redundant row of the memory array; and calibrating the memory device using the one redundant row.
Claim 40
Independent Claim
94 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: providing at least one calibration fuse bank on the memory device; programming the at least one calibration fuse bank with at least one row address corresponding to one redundant row of the plurality of redundant rows; activating the one redundant row of the memory array; and calibrating the memory device using the one redundant row.
Claim 41
Dependent Claim
18 words
The method of claim 29 , wherein the one redundant row is not used by the memory array.
Claim 42
Dependent Claim
18 words
The method of claim 30 , further comprising calibrating the memory device while the memory device is operating.
Claim 43
Independent Claim
92 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: providing at least one calibration fuse bank on the memory device; programming the at least one calibration fuse bank with at least one row address corresponding to one row of the rows of the memory array; activating the one row of the memory array; and calibrating the memory device using the one row.
Claim 44
Independent Claim
92 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: providing at least one calibration fuse bank on the memory device; programming the at least one calibration fuse bank with at least one row address corresponding to one row of the rows of the memory array; activating the one row of the memory array; and calibrating the memory device using the one row.
Claim 45
Dependent Claim
23 words
The method of claim 32 , wherein the one row is not used by the memory array during operation of the memory device.
Claim 46
Dependent Claim
18 words
The method of claim 33 , further comprising calibrating the memory device while the memory device is operating.
Claim 47
Independent Claim
104 words
A method of calibrating a memory device, the memory device including a fuse bank and a memory array, the memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: looking for at least one nonblown fuse in the fuse bank to identify one redundant row of the plurality of redundant rows not being used by the memory array; activating the one redundant row not being used by the memory array; and calibrating the memory device using the one redundant row not being used by the memory array.
Claim 48
Independent Claim
104 words
A method of calibrating a memory device, the memory device including a fuse bank and a memory array, the memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: looking for at least one nonblown fuse in the fuse bank to identify one redundant row of the plurality of redundant rows not being used by the memory array; activating the one redundant row not being used by the memory array; and calibrating the memory device using the one redundant row not being used by the memory array.
Claim 49
Independent Claim
94 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: programming a memory controller with at least one row address corresponding to one row of the plurality of rows of the memory array; providing the at least one row address to the memory array; activating the one row of the memory array; and calibrating the memory device using the one row of the memory array.
Claim 50
Independent Claim
94 words
A method of calibrating a memory device, the memory device including a memory array comprising a plurality of memory cells arranged in rows and columns and further comprising a plurality of redundant rows of memory cells, the method comprising: programming a memory controller with at least one row address corresponding to one row of the plurality of rows of the memory array; providing the at least one row address to the memory array; activating the one row of the memory array; and calibrating the memory device using the one row of the memory array.
Claim 51
Dependent Claim
23 words
The method of claim 36 , wherein the one row is not used by the memory array during operation of the memory device.
Claim 52
Dependent Claim
18 words
The method of claim 37 , further comprising calibrating the memory device while the memory device is operating.
Claim 53
Dependent Claim
65 words
A memory device, comprising: a memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; a calibration fuse bank configured to be programmed with at least one row address corresponding to one redundant row of the plurality of redundant rows, the one redundant row not being used by the memory array.
Claim 54
Dependent Claim
65 words
A memory device, comprising: a memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; a calibration fuse bank configured to be programmed with at least one row address corresponding to one redundant row of the plurality of redundant rows, the one redundant row not being used by the memory array.
Claim 55
Dependent Claim
106 words
A memory module, comprising: a plurality of memory devices, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one redundant row of the plurality of redundant rows, the one redundant row not being used by the memory array of the at least one memory device.
Claim 56
Dependent Claim
106 words
A memory module, comprising: a plurality of memory devices, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one redundant row of the plurality of redundant rows, the one redundant row not being used by the memory array of the at least one memory device.
Claim 57
Dependent Claim
120 words
A computer system, comprising: a memory controller; a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one redundant row of the plurality of redundant rows, the one redundant row not being used by the memory array of the at least one memory device of the computer system.
Claim 58
Dependent Claim
120 words
A computer system, comprising: a memory controller; a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one redundant row of the plurality of redundant rows, the one redundant row not being used by the memory array of the at least one memory device of the computer system.
Claim 59
Dependent Claim
70 words
A memory device, comprising: a memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; a calibration fuse bank configured to be programmed with at least one row address corresponding to one row of the rows of the memory array, the one row not being used by the memory array during operation of the memory device.
Claim 60
Dependent Claim
70 words
A memory device, comprising: a memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; a calibration fuse bank configured to be programmed with at least one row address corresponding to one row of the rows of the memory array, the one row not being used by the memory array during operation of the memory device.
Claim 61
Dependent Claim
114 words
A memory module, comprising: a plurality of memory devices, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one row of the rows of the memory array of the at least one memory device, the one row not being used by the memory array during operation of the at least one memory device.
Claim 62
Dependent Claim
114 words
A memory module, comprising: a plurality of memory devices, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one row of the rows of the memory array of the at least one memory device, the one row not being used by the memory array during operation of the at least one memory device.
Claim 63
Dependent Claim
128 words
A computer system, comprising: a memory controller; a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one row of the rows of the memory array of the at least one memory device, the one row not being used by the memory array during operation of the at least one memory device of the computer system.
Claim 64
Dependent Claim
128 words
A computer system, comprising: a memory controller; a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including a calibration fuse bank, the calibration fuse bank configured to be programmed with at least one row address corresponding to one row of the rows of the memory array of the at least one memory device, the one row not being used by the memory array during operation of the at least one memory device of the computer system.
Claim 65
Dependent Claim
100 words
A memory device, comprising: a memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one fuse bank programmed with row addresses corresponding to redundant rows of the plurality of redundant rows used by the memory array for repair, the memory device configured to identify at least one nonblown fuse in the at least one fuse bank corresponding to a redundant row not being used by the memory array and to address the redundant row not being used by the memory array during calibration.
Claim 66
Dependent Claim
100 words
A memory device, comprising: a memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one fuse bank programmed with row addresses corresponding to redundant rows of the plurality of redundant rows used by the memory array for repair, the memory device configured to identify at least one nonblown fuse in the at least one fuse bank corresponding to a redundant row not being used by the memory array and to address the redundant row not being used by the memory array during calibration.
Claim 67
Dependent Claim
146 words
A memory module, comprising: a plurality of memory devices, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including at least one fuse bank, the at least one fuse bank programmed with row addresses corresponding to redundant rows of the plurality of redundant rows used by the memory array for repair, the at least one memory device configured to identify at least one nonblown fuse in the at least one fuse bank corresponding to a redundant row not being used by the memory array and to address the redundant row not being used by the memory array of the at least one memory device during calibration.
Claim 68
Dependent Claim
146 words
A memory module, comprising: a plurality of memory devices, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including at least one fuse bank, the at least one fuse bank programmed with row addresses corresponding to redundant rows of the plurality of redundant rows used by the memory array for repair, the at least one memory device configured to identify at least one nonblown fuse in the at least one fuse bank corresponding to a redundant row not being used by the memory array and to address the redundant row not being used by the memory array of the at least one memory device during calibration.
Claim 69
Dependent Claim
156 words
A computer system, comprising: a memory controller; a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including at least one fuse bank, the at least one fuse bank programmed with row addresses corresponding to redundant rows of the plurality of redundant rows used by the memory array for repair, the at least one memory device configured to identify at least one nonblown fuse in the at least one fuse bank corresponding to a redundant row not being used by the memory array and to address the redundant row not being used by the memory array of the at least one memory device during calibration.
Claim 70
Dependent Claim
156 words
A computer system, comprising: a memory controller; a plurality of memory devices in electrical communication with the memory controller, each memory device of the plurality of memory devices having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; at least one memory device of the plurality of memory devices including at least one fuse bank, the at least one fuse bank programmed with row addresses corresponding to redundant rows of the plurality of redundant rows used by the memory array for repair, the at least one memory device configured to identify at least one nonblown fuse in the at least one fuse bank corresponding to a redundant row not being used by the memory array and to address the redundant row not being used by the memory array of the at least one memory device during calibration.
Claim 71
Dependent Claim
82 words
A memory system, comprising: at least one memory device having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; a memory controller programmed with at least one row address corresponding to one row of the plurality of rows of the memory array, the memory controller configured to provide the at least one row address to the at least one memory device during calibration.
Claim 72
Dependent Claim
82 words
A memory system, comprising: at least one memory device having a memory array, the memory array including a plurality of memory cells arranged in rows and columns and further including a plurality of redundant rows of memory cells; a memory controller programmed with at least one row address corresponding to one row of the plurality of rows of the memory array, the memory controller configured to provide the at least one row address to the at least one memory device during calibration.
Claim 73
Dependent Claim
27 words
The memory system of claim 48 , wherein the one row is not used by the memory array during operation of the at least one memory device.
References Cited (Backward Citations)
US5235699A
Cited
US5485490A
Cited
US5386392A
Cited
EP0707268A2
Cited
US5577236A
Cited
US6026050A
Cited
US5953284A
Cited
EP0897154A2
Cited
US6005813A
Cited
US6151270A
Cited
US6029250A
Cited
US6560725B1
Cited
US6366507B1
Cited
US6587804B1
Cited
US6590815B2
Cited
US6484232B2
Cited
US6493836B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-07-13 | 2008-01-12 | 2008-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-07-13 | 2012-01-12 | 2012-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-07-13 | 2016-01-12 | 2016-07-13 | $7700.00 | Window Closed / Lapsed |