US6005813A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device and method for repairing a semiconductor memory
Assignee: Micron Technology Inc
•
Filing: 1997-11-12
•
Granted: 1999-12-21
•
Expires: 2017-11-12
Abstract
Abstract A redundancy architecture for repairing a DRAM includes fuse banks for storing the row addresses of defective rows in sub-arrays of the DRAM. Row decoders activate a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses and, at the same time, disable a redundant row in the other of the sub-arrays that is arranged in an order complementary to that of the activated redundant row. By activating a redundant row in one sub-array and disabling the corresponding redundant row in an adjacent sub-array, the architecture allows for repairs to be conducted in the one sub-array while a good row in the adjacent sub-array is allowed to continue in operation. Also, since the redundant row used for repairs in the one sub-array is typically nearest the center of the sub-array, the disabled redundant row in the adjacent sub-array is nearest the edge of that sub-array, because it is arranged in an order complementary to that of the redundant row used for repairs. As a result, the disabled redundant row acts as an edge buffer between the primary and redundant rows of the adjacent sub-array and peripheral circuitry.
Inventors
- 👤 William K. Waller
- 👤 Huy T. Vo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:32
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/80; G11C29/808; G11C29/81
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
185 words
A semiconductor memory comprising: first and second sub-arrays; and circuitry coupled to the sub-arrays adapted to store row addresses of defective rows in the sub-arrays and activate a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses while disabling a redundant row arranged in the other of the sub-arrays in an order complementary to that of the activated redundant row, the circuitry comprising: fuse banks adapted to store the row addresses of defective rows and output a match signal in response to receiving a row address matching one of the stored row addresses of defective rows; first and second row decoders coupled to the respective first and second sub-arrays adapted to activate redundant rows in at least one of the sub-arrays in response to receiving the match signal; and enable fuses coupled between the fuse banks and the row decoders adapted to conduct the match signal to the first row decoder and isolate the match signal from the second row decoder to disable activation of the redundant row in the second sub-array.
Claim 2
Dependent Claim
185 words
A semiconductor memory comprising: first and second sub-arrays; and circuitry coupled to the sub-arrays adapted to store row addresses of defective rows in the sub-arrays and activate a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses while disabling a redundant row arranged in the other of the sub-arrays in an order complementary to that of the activated redundant row, the circuitry comprising: fuse banks adapted to store the row addresses of defective rows and output a match signal in response to receiving a row address matching one of the stored row addresses of defective rows; first and second row decoders coupled to the respective first and second sub-arrays adapted to activate redundant rows in at least one of the sub-arrays in response to receiving the match signal; and enable fuses coupled between the fuse banks and the row decoders adapted to conduct the match signal to the first row decoder and isolate the match signal from the second row decoder to disable activation of the redundant row in the second sub-array.
Claim 3
Dependent Claim
16 words
The semiconductor memory of claim 1 wherein the sub-arrays comprise Dynamic Random Access Memory (DRAM) sub-arrays.
Claim 4
Dependent Claim
14 words
The semiconductor memory of claim 1 wherein the sub-arrays are adjacent to one another.
Claim 5
Dependent Claim
62 words
The semiconductor memory of claim 1 wherein the enable fuses are coupled to the first row decoder in an order complementary to the order in which the enable fuses are coupled to the second row decoder so the disabled redundant row in the second sub-array is arranged in an order complementary to that of the activated redundant row in the first sub-array.
Claim 6
Dependent Claim
38 words
The semiconductor memory of claim 1 wherein the row decoders are constructed so redundant rows are activated in the first sub-array in an order complementary to the order in which redundant rows are activated in the second sub-array.
Claim 7
Dependent Claim
196 words
A redundancy architecture in a semiconductor memory having first and second sub-arrays, the redundancy architecture comprising circuitry for storing row addresses of defective rows in the sub-arrays and for activating a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses while disabling a redundant row arranged in the other of the sub-arrays in an order complementary to that of the activated redundant row, the circuitry comprising: fuse banks for storing the defective row addresses and outputting a match signal in response to receiving a row address matching the one of the stored defective row addresses; first and second row decoders coupled to the respective first and second sub-arrays for activating the redundant rows in the sub-arrays in response to receiving the match signal; and enable fuses coupled between the fuse banks and the row decoders for conducting the match signal to the row decoder coupled to the one of the sub-arrays and for isolating the match signal from the row decoder coupled to the other of the sub-arrays in order to disable activation of the redundant row in the other of the sub-arrays.
Claim 8
Dependent Claim
196 words
A redundancy architecture in a semiconductor memory having first and second sub-arrays, the redundancy architecture comprising circuitry for storing row addresses of defective rows in the sub-arrays and for activating a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses while disabling a redundant row arranged in the other of the sub-arrays in an order complementary to that of the activated redundant row, the circuitry comprising: fuse banks for storing the defective row addresses and outputting a match signal in response to receiving a row address matching the one of the stored defective row addresses; first and second row decoders coupled to the respective first and second sub-arrays for activating the redundant rows in the sub-arrays in response to receiving the match signal; and enable fuses coupled between the fuse banks and the row decoders for conducting the match signal to the row decoder coupled to the one of the sub-arrays and for isolating the match signal from the row decoder coupled to the other of the sub-arrays in order to disable activation of the redundant row in the other of the sub-arrays.
Claim 9
Dependent Claim
66 words
The redundancy architecture of claim 6 wherein the enable fuses are coupled to the first row decoder in an order complementary to the order in which the enable fuses are coupled to the second row decoder so the disabled redundant row in the other of the sub-arrays is arranged in an order complementary to that of the activated redundant row in the one of the sub-arrays.
Claim 10
Dependent Claim
38 words
The redundancy architecture of claim 6 wherein the row decoders are constructed so redundant rows are activated in the first sub-array in an order complementary to the order in which redundant rows are activated in the second sub-array.
Claim 11
Dependent Claim
90 words
A redundancy method within a semiconductor memory, the method comprising: storing row addresses of defective rows in a pair of sub-arrays in the semiconductor memory; activating a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses; and disabling activation of a redundant row arranged in the other of the sub-arrays in an order complementary to that of the activated redundant row by isolating a match signal from a row decoder associated with the other of the sub-arrays.
Claim 12
Dependent Claim
90 words
A redundancy method within a semiconductor memory, the method comprising: storing row addresses of defective rows in a pair of sub-arrays in the semiconductor memory; activating a redundant row in one of the sub-arrays in response to receiving a row address matching one of the stored defective row addresses; and disabling activation of a redundant row arranged in the other of the sub-arrays in an order complementary to that of the activated redundant row by isolating a match signal from a row decoder associated with the other of the sub-arrays.
Claim 13
Dependent Claim
24 words
The redundancy method of claim 9 wherein the step of storing row addresses of defective rows comprises storing the row addresses using fuse banks.
Claim 14
Dependent Claim
84 words
The redundancy method of claim 9 wherein the step of activating a redundant row in the one of the sub-arrays comprises: outputting a match signal in response to receiving the row address matching the one of the stored defective row addresses; conducting the match signal to a row decoder associated with the one of the sub-arrays; and activating the redundant row in the one of the sub-arrays using the row decoder associated with the one of the sub-arrays in response to the match signal.
References Cited (Backward Citations)
US4459685A
Cited
US4601019A
Cited
US4601019B1
Cited
US4598388A
Cited
US5031151A
Cited
US5270976A
Cited
US5287310A
Cited
US5355340A
Cited
US5257229A
Cited
US5471426A
Cited
US5299164A
Cited
US5268866A
Cited
US5708619A
Cited
US5396124A
Cited
US5359560A
Cited
US5502674A
Cited
US5422850A
Cited
US5511028A
Cited
US5544106A
Cited
US5572471A
Cited
US5528539A
Cited
US5572470A
Cited
US5583463A
Cited
US5646896A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-20 | 2003-06-21 | 2003-12-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-20 | 2007-06-21 | 2007-12-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-20 | 2011-06-21 | 2011-12-21 | $7700.00 | Window Closed / Lapsed |