Patent US6537886B2 successfully refreshed from Google Patents.
US6537886B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ultra-shallow semiconductor junction formation
Assignee: International Business Machines Corp
•
Filing: 2001-06-11
•
Granted: 2003-03-25
•
Expires: 2021-06-11
Abstract
Abstract A method for fabricating an ultra-shallow semiconductor junction using a high energy co-implantation step; a low energy dopant implantation step, and a fast isothermal annealing step is provided. Microelectronics devices such as FET and CMOS devices containing said ultra-shallow semiconductor junction is also provided herein.
Inventors
- 👤 Kam Leung Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 17:52
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/017; H10P; H10P30/00; H10P30/20; H10P30/21; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D62/40; H10D84/02; H10D84/03; H10D84/038; H10P30/202; H10P30/204; H10P30/208; H10P30/225; H10P30/28
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
247 words
A method of forming a shallow junction in a semiconductor material comprising the steps of: (a) irradiating a surface of a semiconductor material with a first ion at a first irradiation energy so as to form a damaged region at a first depth; (b) irradiating said surface with a dopant ion at a second irradiation energy so as to form a dopant region at a second depth which is less than the first depth; and (c) heating said semiconducting material by a single annealing step which is a rapid thermal annealing process so as to cause substantial annealing of said dopant ion within said semiconducting material and to prevent substantial diffusion of said dopant ion to a depth greater than said second depth, thereby forming an ultra-shallow junction in said semiconductor material having a depth of about 50 nm or less having a boundary with said semiconductor material that changes by a factor of 10 within a distance of less thin 60 Å, measured at, and perpendicular to, said boundary, said single rapid thermal annealing process comprising (i) heating said semiconductor material from room temperature to a temperature of from about 850° C. to about 1100° C. at a rate of from about 50° C./sec to about 1000° C./sec, (ii) maintaining said temperature for a time period of from about 1 millisecond to about 5 seconds and (iii) cooling said semiconductor material to room temperature at a cooling rate of about 50° C./sec to about 1000° C./sec.
Claim 2
Independent Claim
247 words
A method of forming a shallow junction in a semiconductor material comprising the steps of: (a) irradiating a surface of a semiconductor material with a first ion at a first irradiation energy so as to form a damaged region at a first depth; (b) irradiating said surface with a dopant ion at a second irradiation energy so as to form a dopant region at a second depth which is less than the first depth; and (c) heating said semiconducting material by a single annealing step which is a rapid thermal annealing process so as to cause substantial annealing of said dopant ion within said semiconducting material and to prevent substantial diffusion of said dopant ion to a depth greater than said second depth, thereby forming an ultra-shallow junction in said semiconductor material having a depth of about 50 nm or less having a boundary with said semiconductor material that changes by a factor of 10 within a distance of less thin 60 Å, measured at, and perpendicular to, said boundary, said single rapid thermal annealing process comprising (i) heating said semiconductor material from room temperature to a temperature of from about 850° C. to about 1100° C. at a rate of from about 50° C./sec to about 1000° C./sec, (ii) maintaining said temperature for a time period of from about 1 millisecond to about 5 seconds and (iii) cooling said semiconductor material to room temperature at a cooling rate of about 50° C./sec to about 1000° C./sec.
Claim 3
Dependent Claim
52 words
The method of claim 1 , wherein prior to conducting step (b), the surface of said semiconductor material is irradiating with a second ion at a third irradiation energy sufficient to render said semiconductor material substantially amorphous to a third depth greater than said second depth and less than said first depth.
Claim 4
Dependent Claim
28 words
The method of claim 1 wherein prior to conducting step (a) and (b) a thin layer of insulator material is formed on said surface of said semiconductor material.
Claim 5
Dependent Claim
15 words
The method of claim 1 wherein step (b) is conducted prior to conducting step (a).
Claim 6
Dependent Claim
17 words
The method of claim 1 wherein said semiconductor material is silicon, germanium, gallium arsenide or silicon germanium.
Claim 7
Dependent Claim
13 words
The method of claim 5 wherein said semiconductor material is composed of Si.
Claim 8
Dependent Claim
17 words
The method of claim 1 wherein said semiconductor material includes oxide isolation regions and optionally gate regions.
Claim 9
Dependent Claim
15 words
The method of claim 1 wherein said semiconductor material includes shallow trench oxide isolation regions.
Claim 10
Dependent Claim
22 words
The method of claim 1 wherein step (a) is carried out at an energy of from about 200 to about 2000 keV.
Claim 11
Dependent Claim
22 words
The method of claim 9 wherein step (a) is carried out at an energy of from about 500 to about 1000 keV.
Claim 12
Dependent Claim
23 words
The method of claim 1 wherein step (a) is carried out at a temperature of from about −200° C. to about 23° C.
Claim 13
Dependent Claim
32 words
The method of claim 1 wherein step (a) is carried out using a dosage of said first ion of from about 1×10 13 /cm 2 to about 1×10 16 /cm 2 .
Claim 14
Dependent Claim
32 words
The method of claim 12 wherein step (a) is carried out using a dosage of said first ion of from about 1×10 14 /cm 2 to about 1×10 15 /cm 2 .
Claim 15
Dependent Claim
21 words
The method of claim 1 wherein said first ion is implanted to a depth of about 0.2 to about 2.0 μm.
Claim 16
Dependent Claim
21 words
The method of claim 14 wherein said first ion is implanted to a depth of about 0.5 to about 1.0 μm.
Claim 17
Dependent Claim
16 words
The method of claim 7 wherein said oxide region is removed prior to conducting step (b).
Claim 18
Dependent Claim
15 words
The method of claim 1 wherein said dopant ion is boron, arsenic, phosphorous or antimony.
Claim 19
Dependent Claim
23 words
The method of claim 1 wherein step (b) is carried out at an energy of from about 100 ev to about 5 keV.
Claim 20
Dependent Claim
23 words
The method of claim 18 wherein step (b) is carried out at an energy of from about 200 ev to about 2 keV.
Claim 21
Dependent Claim
23 words
The method of claim 1 wherein step (b) is carried out at a temperature of from about −200° C. to about 23° C.
Claim 22
Dependent Claim
22 words
The method of claim 1 wherein said dopant ion is implanted to a depth of from about 50 to about 500 Å.
Claim 23
Dependent Claim
22 words
The method of claim 21 wherein said dopant ion is implanted to a depth of from about 50 to about 250 Å.
Claim 24
Dependent Claim
31 words
The method of claim 1 wherein prior to conducting step (b) a second ion is implanted using a third irradiation energy that is effective to render the semiconductor material substantially amorphous.
Claim 25
Dependent Claim
23 words
The method of claim 23 wherein said second ion is a heavy ion selected from the group consisting of Si, Ge and fluorine.
Claim 26
Dependent Claim
17 words
The method of claim 1 wherein said rapid thermal annealing is conducted in an inert gas atmosphere.
Claim 27
Dependent Claim
63 words
The method of claim 1 wherein step (i) is conducted at a temperature of from about 950° C. to about 1050° C. at a rate of from about 50° C./sec to about 500° C./sec; step (ii) is conducted for about 10 milliseconds to about 1 second; and (ii) is conducted using a cooling rate of from about 50° C./sec to about 500° C./sec.
References Cited (Backward Citations)
US4617066A
Cited
US4683645A
Cited
US4835112A
Cited
US5384279A
Cited
US5254484A
Cited
US5795808A
Cited
US5908307A
Cited
US5770485A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-03-24 | 2006-09-23 | 2007-03-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-03-24 | 2010-09-23 | 2011-03-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-03-24 | 2014-09-23 | 2015-03-25 | $7700.00 | Window Closed / Lapsed |