Patent US2826504A successfully refreshed from Google Patents.
US5254484A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for recrystallization of preamorphized semiconductor surfaces zones
Assignee: Telefunken Electronic GmbH
•
Filing: 1991-09-24
•
Granted: 1993-10-19
•
Expires: 2011-09-24
Abstract
Abstract A method for thermal annealing of amorphous surface layers on a single-crystal semiconductor base element. The amorphous surface layer is obtained by implantation of germanium or silicon ions in a single-crystal silicon base element. Finally, the amorphous layer is doped by implantation of impurities and subjected to a three-step annealing process. During the first step of this process, the interface region between the amorphous layer and the single-crystal base element is smoothed at a temperature between 400° and 460° C., in the second step the amorphous layer recrystallizes at a temperature between 500° and 600° C., and in the third step the dopants are activated in an RTA process.
Inventors
- 👤 Heinz-Achim Hefner
- 👤 Joachim Imschweiler
- 👤 Michael Seibt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 18:53
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10P14/00; H10P14/20; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/38; H10P14/3802; H10P30/208; H10P30/21; H10P30/225; H10P30/28
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
213 words
A method for manufacturing a semiconductor array of silicon with a surface zone of low penetration depth, wherein: said surface zone is amorphized by implantation of germanium ions, at an energy of approximately 70 keV and a dose of approximately 3·10 14 cm -2 , in the surface of a single-crystal semiconductor element, said surface zone is then doped by BF 2 + implantation at an energy of 15 keV to 25 keV and a dose of 3·10 13 cm -2 to 3·10 14 cm -2 , and finally the amorphous layer is recrystallized by a heat treatment consisting of a first furnace process step whose temperature is selected such that recrystallization of said amorphous layer does not yet take place but the interface zone is smoothed between said amorphous surface zone and said single-crystal semiconductor element, said first step being followed by a second furnace process step whose temperature is sufficiently high for said amorphous surface zone to recrystallize and low enough for the movability of the implanted impurity atoms to remain low, and said second step being followed by a final rapid thermal annealing process at a temperature high enough for said implanted impurity atoms to be activated and for a duration short enough to minimize the redistribution of said impurities.
Claim 2
Independent Claim
213 words
A method for manufacturing a semiconductor array of silicon with a surface zone of low penetration depth, wherein: said surface zone is amorphized by implantation of germanium ions, at an energy of approximately 70 keV and a dose of approximately 3·10 14 cm -2 , in the surface of a single-crystal semiconductor element, said surface zone is then doped by BF 2 + implantation at an energy of 15 keV to 25 keV and a dose of 3·10 13 cm -2 to 3·10 14 cm -2 , and finally the amorphous layer is recrystallized by a heat treatment consisting of a first furnace process step whose temperature is selected such that recrystallization of said amorphous layer does not yet take place but the interface zone is smoothed between said amorphous surface zone and said single-crystal semiconductor element, said first step being followed by a second furnace process step whose temperature is sufficiently high for said amorphous surface zone to recrystallize and low enough for the movability of the implanted impurity atoms to remain low, and said second step being followed by a final rapid thermal annealing process at a temperature high enough for said implanted impurity atoms to be activated and for a duration short enough to minimize the redistribution of said impurities.
Claim 3
Dependent Claim
25 words
A method according to claim 1, wherein the first furnace process step lasts 30 to 50 minutes at a temperature of 400° to 460° C.
Claim 4
Dependent Claim
25 words
A method according to claim 2, wherein the second furnace process step lasts 30 to 50 minutes at a temperature of 500° to 600° C.
Claim 5
Dependent Claim
24 words
A method according to claim 3, wherein said rapid thermal annealing lasts 5 to 30 seconds at a temperature of 1000° to 1200° C.
Claim 6
Dependent Claim
19 words
Use of the method according to claim 1 for manufacture of a base zone of a bipolar high-frequency transistor.
Claim 7
Independent Claim
203 words
A method for manufacturing a semiconductor array of silicon with a surface zone of low penetration depth comprising the steps of: a) implanting germanium ions at an energy of approximately 70 keV and a dose of approximately 3×10 14 cm -2 in a single-crystal semiconductor element to amorphize a surface zone therein; b) doping said amorphous surface zone with impurity atoms by BF 2 + implantation at an energy of 15 keV to 25 keV and a dose of 3×10 13 cm -2 to 3×10 14 cm -2 ; c) heating said amorphous surface zone at a first temperature which is sufficiently high to smooth an interface region between said surface zone and said single-crystal semiconductor element, and which is sufficiently low to prevent recrystallization of said amorphous surface zone; d) next, heating said amorphous surface zone at a second temperature which is sufficiently high to recrystallize said amorphous surface zone, and which is sufficiently low to minimize movement of said implanted impurity atoms; and e) thereafter, heating said recrystallized surface zone by a rapid thermal annealing process at a third temperature sufficiently high to activate said implanted impurity atoms and for a duration sufficiently short to minimize redistribution of said impurity atoms.
Claim 8
Independent Claim
203 words
A method for manufacturing a semiconductor array of silicon with a surface zone of low penetration depth comprising the steps of: a) implanting germanium ions at an energy of approximately 70 keV and a dose of approximately 3×10 14 cm -2 in a single-crystal semiconductor element to amorphize a surface zone therein; b) doping said amorphous surface zone with impurity atoms by BF 2 + implantation at an energy of 15 keV to 25 keV and a dose of 3×10 13 cm -2 to 3×10 14 cm -2 ; c) heating said amorphous surface zone at a first temperature which is sufficiently high to smooth an interface region between said surface zone and said single-crystal semiconductor element, and which is sufficiently low to prevent recrystallization of said amorphous surface zone; d) next, heating said amorphous surface zone at a second temperature which is sufficiently high to recrystallize said amorphous surface zone, and which is sufficiently low to minimize movement of said implanted impurity atoms; and e) thereafter, heating said recrystallized surface zone by a rapid thermal annealing process at a third temperature sufficiently high to activate said implanted impurity atoms and for a duration sufficiently short to minimize redistribution of said impurity atoms.
Claim 9
Dependent Claim
24 words
A method according to claim 6, wherein said heating step c) lasts 30 to 50 minutes at a temperature of 400° to 460° C.
Claim 10
Dependent Claim
24 words
A method according to claim 7, wherein said heating step d) lasts 30 to 50 minutes at a temperature of 500° to 600° C.
Claim 11
Dependent Claim
27 words
A method according to claim 8, wherein said rapid thermal annealing of step e) lasts 5 to 30 seconds at a temperature of 1000° to 1200° C.
Claim 12
Dependent Claim
19 words
Use of the method according to claim 6 for manufacture of a base zone of a bipolar high-frequency transistor.
References Cited (Backward Citations)
DE220812C
Cited
DE220814C
Cited
GB1269359A
Cited
DE2449542A1
Cited
DE2823967A1
Cited
EP0027712A1
Cited
JPS5984422A
Cited
WO1986003334A2
Cited
US4683645A
Cited
JPS63155720A
Cited
JPH01196818A
Cited
US5145794A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-10-18 | 1997-04-19 | 1997-10-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-10-18 | 2001-04-19 | 2001-10-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-10-18 | 2005-04-19 | 2005-10-19 | $7700.00 | Window Closed / Lapsed |