Patent US1869477A successfully refreshed from Google Patents.
Patent US6510088B2 successfully refreshed from Google Patents.
US6510088B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having reduced leakage and method of operating the same
Assignee: Winbond Electronics Corp
•
Filing: 2001-03-22
•
Granted: 2003-01-21
•
Expires: 2021-03-22
Abstract
Abstract The present invention is directed to a semiconductor integrated circuit device having reduced leakage and the method of operating a semiconductor integrated circuit device with reduced leakage. The invention comprises an integrated circuit, including a passing transistor and a bias-application device coupled to the substrate of the passing transistor. The present invention has the passing transistor coupled to a storage cell. The bias-application device applies a first bias voltage of a positive value when the passing transistor is inactivated and applies a second bias voltage when the passing transistor is activated, wherein the second bias voltage is equal to or smaller than the first bias voltage. Further in accordance with the invention, there is provided a method of reducing the leakage of a passing transistor of N-type. The passing transistor is coupled with a storage cell. The method includes applying a first bias voltage of a positive value when the passing transistor is inactivated, and applying a second bias voltage when the passing transistor is activated, wherein the second bias voltage is equal to or smaller than the first bias voltage.
Inventors
- 👤 Wei-Fan Chen
- 👤 Shi-Tron Lin
- 👤 Chen-Hsin Lien
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 06:38
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/412
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
79 words
An integrated circuit comprising: a passing transistor including a substrate, wherein said substrate is coupled to a storage cell; and a bias-application device coupled to the substrate of said passing transistor for applying a first bias voltage of a positive value to the substrate when said passing transistor is inactivated and applying a second bias voltage to the substrate when said passing transistor is activated, said second bias voltage being equal to or smaller than said first bias voltage.
Claim 2
Dependent Claim
79 words
An integrated circuit comprising: a passing transistor including a substrate, wherein said substrate is coupled to a storage cell; and a bias-application device coupled to the substrate of said passing transistor for applying a first bias voltage of a positive value to the substrate when said passing transistor is inactivated and applying a second bias voltage to the substrate when said passing transistor is activated, said second bias voltage being equal to or smaller than said first bias voltage.
Claim 3
Dependent Claim
15 words
The integrated circuit of claim 1 , wherein said passing transistor is an N-type transistor.
Claim 4
Dependent Claim
16 words
The integrated circuit of claim 1 , wherein said second bias voltage is Vss or ground.
Claim 5
Dependent Claim
18 words
The integrated circuit of claim 1 , wherein said first bias voltage is between 0.3 and 0.6 volts.
Claim 6
Dependent Claim
45 words
The integrated circuit of claim 1 , wherein said passing transistor has a gate terminal coupled to a word line of a memory circuit, a drain terminal coupled to a bit line of the memory circuit, and a source terminal coupled to the storage cell.
Claim 7
Dependent Claim
30 words
The integrated circuit of claim 1 , wherein said bias-application device applies the first bias voltage to the bit line of the memory circuit when said passing transistor is inactivated.
Claim 8
Dependent Claim
22 words
The integrated circuit of claim 1 , wherein said storage cell is a dynamic-random-access-memory storage unit or a static-random-access memory storage unit.
Claim 9
Dependent Claim
41 words
The integrated circuit of claim 1 , wherein said storage cell is a static-random-access memory storage unit and said bias-application device applies said first bias voltage and said second bias voltage to the substrate coupled to the static-random-access memory storage unit.
Claim 10
Dependent Claim
63 words
The integrated circuit of claim 1 , wherein said bias-application device operates between a first power-supply voltage and a second power-supply voltage that are used for the operation of said passing transistor, said bias-application device comprises a voltage shift circuit for generating said first bias voltage and said second bias voltage of levels between the first power-supply voltage and the second power-supply voltage.
Claim 11
Independent Claim
75 words
A method of operating a passing transistor of N-type, said passing transistor including a substrate, wherein said substrate is coupled to a storage cell, the method comprising: applying a first bias voltage of a positive value to the substrate when said passing transistor is inactivated; and applying a second bias voltage to the substrate when said passing transistor is activated, wherein said second bias voltage is equal to or smaller than said first bias voltage.
Claim 12
Independent Claim
75 words
A method of operating a passing transistor of N-type, said passing transistor including a substrate, wherein said substrate is coupled to a storage cell, the method comprising: applying a first bias voltage of a positive value to the substrate when said passing transistor is inactivated; and applying a second bias voltage to the substrate when said passing transistor is activated, wherein said second bias voltage is equal to or smaller than said first bias voltage.
Claim 13
Dependent Claim
15 words
The method of claim 10 , wherein said second bias voltage is Vss or ground.
Claim 14
Dependent Claim
17 words
The method of claim 10 , wherein said first bias voltage is between 0.3 and 0.6 volts.
Claim 15
Dependent Claim
44 words
The method of claim 10 , wherein said passing transistor has a gate terminal coupled to a word line of a memory circuit, a drain terminal coupled to a bit line of the memory circuit, and a source terminal coupled to the storage cell.
Claim 16
Dependent Claim
28 words
The method of claim 10 , wherein the method applies said first bias voltage to the bit line of the memory circuit when said passing transistor is inactivated.
Claim 17
Dependent Claim
21 words
The method of claim 10 , wherein said storage cell is a dynamic-random-access-memory storage unit or a static-random-access memory storage unit.
Claim 18
Dependent Claim
40 words
The method of claim 10 , wherein said storage cell is a static-random-access memory storage unit and the bias-application device applies said first bias voltage and said second bias voltage to the substrate coupled to the static-random-access memory storage unit.
Claim 19
Dependent Claim
61 words
The method of claim 10 , wherein a bias-application device operates between a first power-supply voltage and a second power-supply voltage that are used for the operation of said passing transistor, said bias-application comprises a voltage shift circuit for generating said first bias voltage and said second bias voltage of levels between the first power-supply voltage and the second power-supply voltage.
Claim 20
Dependent Claim
91 words
An integrated circuit, comprising: a passing transistor including a substrate, wherein said substrate is coupled to a storage cell, said passing transistor being an N-type transistor; and a bias-application device coupled to the substrate of said passing transistor and of said storage cell for applying a first bias voltage of a positive value to the substrate when said passing transistor is inactivated and applying a second bias voltage to the substrate when said passing transistor is activated, said second bias voltage being equal to or smaller than said first bias voltage.
Claim 21
Dependent Claim
91 words
An integrated circuit, comprising: a passing transistor including a substrate, wherein said substrate is coupled to a storage cell, said passing transistor being an N-type transistor; and a bias-application device coupled to the substrate of said passing transistor and of said storage cell for applying a first bias voltage of a positive value to the substrate when said passing transistor is inactivated and applying a second bias voltage to the substrate when said passing transistor is activated, said second bias voltage being equal to or smaller than said first bias voltage.
Claim 22
Dependent Claim
30 words
The integrated circuit of claim 18 , wherein said bias-application device applies the first bias voltage to a bit line of the memory circuit when said passing transistor is inactivated.
Claim 23
Dependent Claim
41 words
The integrated circuit of claim 18 , wherein said storage cell is a static-random-access memory storage unit and said bias-application device applies said first bias voltage and said second bias voltage to the substrate coupled to the static-random-access memory storage unit.
References Cited (Backward Citations)
US4904885A
Cited
US5524095A
Cited
US5471421A
Cited
US5781481A
Cited
US5708599A
Cited
US5900665A
Cited
US5880620A
Cited
US6115296A
Cited
US6061267A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-01-20 | 2006-07-22 | 2007-01-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-01-20 | 2010-07-22 | 2011-01-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-01-20 | 2014-07-22 | 2015-01-21 | $7700.00 | Window Closed / Lapsed |