US5524095A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device with a substrate bias voltage generation circuit as a power supply of a word line driver circuit
Assignee: Toshiba Corp
•
Filing: 1995-02-15
•
Granted: 1996-06-04
•
Expires: 2015-02-15
Abstract
Abstract In a CMOS type static RAM, a substrate bias voltage VPP higher than a power supply voltage supplied from an outer unit is supplied to an N type substrate region of a PMOS transistor of a CMOS inverter forming a word line driving circuit to bias the N type substrate region to the bias voltage VPP and to a power supply terminal of the CMOS inverter as a power supply voltage. Whereby, resistance of storage data to incidence of radioactive rays is increased just after writing to a storage node of a memory cell is ended, and a soft error generation rate can be easily reduced.
Inventors
- 👤 Tadashi Someya
- 👤 Masami Masuda
- 👤 Satoru Hoshi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 11:30
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C8/00; G11C8/08
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
158 words
A semiconductor memory device comprising: a substrate bias voltage generation circuit for outputting a substrate bias voltage higher than a power supply voltage supplied from an outer unit to said semiconductor memory device; a memory cell array having memory cells arranged in a matrix form; a word line connected to the memory cells on the same row of said memory cell array; and a word line driving circuit including a CMOS inverter constituted of a PMOS transistor and an NMOS transistor, the PMOS transistor for outputting "H" level to said word line at the time of selecting said word line, wherein an output bias voltage of said substrate bias generation circuit is supplied to an N type substrate region of said PMOS transistor of said word line driving circuit to bias the N type substrate region to the bias voltage and supplied to a power supply terminal of said word line driving circuit as a power supply voltage.
Claim 2
Dependent Claim
158 words
A semiconductor memory device comprising: a substrate bias voltage generation circuit for outputting a substrate bias voltage higher than a power supply voltage supplied from an outer unit to said semiconductor memory device; a memory cell array having memory cells arranged in a matrix form; a word line connected to the memory cells on the same row of said memory cell array; and a word line driving circuit including a CMOS inverter constituted of a PMOS transistor and an NMOS transistor, the PMOS transistor for outputting "H" level to said word line at the time of selecting said word line, wherein an output bias voltage of said substrate bias generation circuit is supplied to an N type substrate region of said PMOS transistor of said word line driving circuit to bias the N type substrate region to the bias voltage and supplied to a power supply terminal of said word line driving circuit as a power supply voltage.
Claim 3
Dependent Claim
78 words
The device according to claim 1, wherein each of said memory cells comprises a flip-flop circuit having two inverters formed of an enhancement type MOS transistor for driving and a high resistance element for a load, the inverters cross-connected to each other, and a pair of MOS transistors for a transfer gate; and wherein one end of the respective enhancement type MOS transistors is connected to each of a pair of complementary storage nodes of said flip-flop circuit.
Claim 4
Dependent Claim
55 words
The device according to claim 2, wherein the substrate bias voltage generated by said substrate bias generation circuit is higher than the power supply voltage supplied from the outer unit of the semiconductor memory device by a threshold voltage of each of said MOS transistor for a transfer gate of said SRAM cell or more.
Claim 5
Dependent Claim
55 words
The device according to claim 2, wherein the substrate voltage generated by said substrate bias generation circuit is lower than the sum of the power supply voltage supplied from the outer unit of the semiconductor memory device and an absolute value of the threshold voltage of said PMOS transistor of said word line driving circuit.
Claim 6
Dependent Claim
35 words
The device according to claim 1, wherein a source of said PMOS transistor of said word line driving circuit is connected to a substrate bias voltage output terminal of said substrate bias voltage generation circuit.
References Cited (Backward Citations)
US5376840A
Cited
US5394365A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-04 | 1999-12-04 | 2000-06-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-04 | 2003-12-04 | 2004-06-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-04 | 2007-12-04 | 2008-06-04 | $7700.00 | Window Closed / Lapsed |