Patent US6429682B1 successfully refreshed from Google Patents.
US6429682B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Configuration bus interface circuit for FPGAs
Assignee: Xilinx Inc
•
Filing: 2001-05-25
•
Granted: 2002-08-06
•
Expires: 2021-05-25
Abstract
Abstract A bus interface circuit for a programmable logic device (PLD) including an interface multiplexer connected between two or more external communication circuits and a configuration memory array. The interface multiplexer coordinates communication between a selected one of the external communication circuits and a packet processor. The packet processor interprets command/data information transmitted in a bit stream from the selected external communication circuit. In a default state, the interface multiplexer connects dual-purpose input/output pins of the PLD to the packet processor. In an alternative state, the interface multiplexer connects a JTAG interface circuit to the packet processor to facilitate configuration operations through the JTAG pins of the PLD.
Inventors
- 👤 David P. Schultz
- 👤 Lawrence C. Hung
- 👤 F. Erich Goetting
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:34
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/09
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
123 words
A programmable logic device (PLD), comprising: a first external interface circuit for receiving first configuration data; a second external interface circuit for receiving second configuration data; a configuration memory array for storing the first configuration data and the second configuration data; a plurality of configurable logic circuits for performing a logic function in accordance with the first and second configuration data stored in the configuration memory array; and a bus interface circuit connected between the first and second external interface circuits and the configuration memory array, the bus interface circuit including a switch for passing one of the first configuration data and the second configuration data between a selected one of the first and second external interface circuits and the configuration memory array.
Claim 2
Dependent Claim
123 words
A programmable logic device (PLD), comprising: a first external interface circuit for receiving first configuration data; a second external interface circuit for receiving second configuration data; a configuration memory array for storing the first configuration data and the second configuration data; a plurality of configurable logic circuits for performing a logic function in accordance with the first and second configuration data stored in the configuration memory array; and a bus interface circuit connected between the first and second external interface circuits and the configuration memory array, the bus interface circuit including a switch for passing one of the first configuration data and the second configuration data between a selected one of the first and second external interface circuits and the configuration memory array.
Claim 3
Dependent Claim
47 words
The programmable logic device of claim 1 , wherein the switch is selectively controlled to pass the first configuration data to the configuration memory array during a first configuration mode, and to pass the second configuration data to the configuration memory array during a second configuration mode.
Claim 4
Dependent Claim
20 words
The PLD of claim 1 , wherein the first external interface circuit receives the first configuration data in serial format.
Claim 5
Dependent Claim
20 words
The PLD of claim 1 , wherein the second external interface circuit receives the second configuration data in parallel format.
Claim 6
Dependent Claim
20 words
The PLD of claim 4 , wherein the first external interface circuit receives the first configuration data in serial format.
Claim 7
Dependent Claim
127 words
A programmable logic device (PLD), comprising: a first interface circuit coupled to receive first configuration data from a first source external to the PLD; a second interface circuit coupled to receive second configuration data from a second source external to the PLD; a configuration memory array; a programmable logic circuit having programmable functions controlled by stored data received from the configuration memory array; and a bus interface circuit coupled between the first interface circuit and the configuration memory array, and further coupled between the second interface circuit and the configuration memory array, the bus interface circuit being configurable to provide one of the first configuration data and the second configuration data from a selected one of the first and second interface circuits to the configuration memory array.
Claim 8
Dependent Claim
127 words
A programmable logic device (PLD), comprising: a first interface circuit coupled to receive first configuration data from a first source external to the PLD; a second interface circuit coupled to receive second configuration data from a second source external to the PLD; a configuration memory array; a programmable logic circuit having programmable functions controlled by stored data received from the configuration memory array; and a bus interface circuit coupled between the first interface circuit and the configuration memory array, and further coupled between the second interface circuit and the configuration memory array, the bus interface circuit being configurable to provide one of the first configuration data and the second configuration data from a selected one of the first and second interface circuits to the configuration memory array.
Claim 9
Dependent Claim
47 words
The PLD of claim 6 , wherein the bus interface circuit is selectively configured to pass the first configuration data to the configuration memory array during a first configuration mode, and to pass the second configuration data to the configuration memory array during a second configuration mode.
Claim 10
Dependent Claim
18 words
The PLD of claim 6 , wherein the first source external to the PLD is a JTAG circuit.
Claim 11
Dependent Claim
18 words
The PLD of claim 6 , wherein the first interface circuit is coupled to receive serial configuration data.
Claim 12
Dependent Claim
18 words
The PLD of claim 6 , wherein the second interface circuit is coupled to receive parallel configuration data.
Claim 13
Dependent Claim
18 words
The PLD of claim 10 , wherein the first interface circuit is coupled to receive serial configuration data.
Claim 14
Dependent Claim
18 words
The PLD of claim 11 , wherein the first source external to the PLD is a JTAG circuit.
Claim 15
Dependent Claim
106 words
A programmable logic device comprising: means for receiving first configuration data; means for receiving second configuration data; means for storing the first configuration data and the second configuration data; means for performing a logic function in accordance with the first and second configuration data stored in the means for storing; and a bus interface circuit connected between the first and second means for receiving and the means for storing, the bus interface circuit including a switch for passing one of the first configuration data and the second configuration data between a selected one of the first and second means for receiving and the means for storing.
Claim 16
Dependent Claim
106 words
A programmable logic device comprising: means for receiving first configuration data; means for receiving second configuration data; means for storing the first configuration data and the second configuration data; means for performing a logic function in accordance with the first and second configuration data stored in the means for storing; and a bus interface circuit connected between the first and second means for receiving and the means for storing, the bus interface circuit including a switch for passing one of the first configuration data and the second configuration data between a selected one of the first and second means for receiving and the means for storing.
References Cited (Backward Citations)
USRE34363E
Cited
US5485418A
Cited
US5208781A
Cited
US5488582A
Cited
US5670897A
Cited
US5394031A
Cited
US5430687A
Cited
US6026465A
Cited
US5426379A
Cited
US5457408A
Cited
US5654650A
Cited
US5804986A
Cited
US5726584A
Cited
US5977791A
Cited
US5870410A
Cited
US6097211A
Cited
US5838165A
Cited
US5773993A
Cited
US5970240A
Cited
US6157210A
Cited
US6091263A
Cited
US6097988A
Cited
US6104208A
Cited
US6020757A
Cited
US6107821A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-08-05 | 2006-02-04 | 2006-08-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-08-05 | 2010-02-04 | 2010-08-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-08-05 | 2014-02-04 | 2014-08-06 | $7700.00 | Window Closed / Lapsed |