← Back to Patent Explorer
US6413848B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Self-aligned fuse structure and method with dual-thickness dielectric

Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 2000-03-23
•
Granted: 2002-07-02
•
Expires: 2020-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Provided are a self-aligned semiconductor fuse structure, a method of making such a fuse structure, and apparatuses incorporating such a fuse structure. The fuse break point, that point at which the electrical link of which the fuse is part is severed by a laser beam, is self-aligned by the use of photolithographically patterned anti-reflective dielectric coatings. The self-alignment allows the size location of the break point to be less sensitive to the laser beam size and alignment. This has several advantages including allowing photolithographic control and effective size reduction of the laser spot irradiating the fuse material and surrounding structure. This permits reduced fuse pitch, increasing density and the efficiency of use of chip area, and results in reduced thermal exposure, which causes less damage to chip. In addition, laser alignment is less critical and therefore less timely, which increases throughput in fabrication.

Inventors

  • 👤 Gary K. Giust
  • 👤 Ruggero Castagnetti
  • 👤 Yauh-Ching Liu
  • 👤 Subramanian Ramesh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 04:03
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493; H10W20/494

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 129 words
A method of making a semiconductor device fuse, comprising: forming a dielectric material layer on at least a portion of a fuse material, the dielectric material layer having a first region overlying a portion of the fuse material to be blown and a second region bounding the first region; depositing and patterning a photoresist mask on at least a portion of the dielectric material such that the second region of the dielectric material is exposed; removing a portion of the dielectric material in said exposed patterned region to reduce the thickness of the dielectric in the patterned region, such that the reflectance of incident laser light from said dielectric in the first region is less than that from the dielectric in the second region; and removing the photoresist mask.
Claim 2
Independent Claim 129 words
A method of making a semiconductor device fuse, comprising: forming a dielectric material layer on at least a portion of a fuse material, the dielectric material layer having a first region overlying a portion of the fuse material to be blown and a second region bounding the first region; depositing and patterning a photoresist mask on at least a portion of the dielectric material such that the second region of the dielectric material is exposed; removing a portion of the dielectric material in said exposed patterned region to reduce the thickness of the dielectric in the patterned region, such that the reflectance of incident laser light from said dielectric in the first region is less than that from the dielectric in the second region; and removing the photoresist mask.
Claim 3
Dependent Claim 12 words
The method of claim 1 , wherein said fuse material comprises polysilicon.
Claim 4
Dependent Claim 13 words
The method of claim 1 , wherein said fuse material comprises a metal.
Claim 5
Dependent Claim 17 words
The method of claim 3 , wherein said metal is one of Al, AlCu, Cu and W.
Claim 6
Dependent Claim 34 words
The method of claim 1 , wherein said dielectric comprises at least one of SiO 2 , Si 3 N 4 , SiO x N y (H z ), CaF 2 , and polyimide.
Claim 7
Dependent Claim 13 words
The method of claim 5 , wherein said dielectric is SiO 2 .
Claim 8
Dependent Claim 16 words
The method of claim 1 , wherein said dielectric removal is accomplished by an etching process.
Claim 9
Dependent Claim 13 words
The method of claim 7 , wherein said by etching process comprises RIE.
Claim 10
Dependent Claim 13 words
The method of claim 7 , wherein said by etching process comprises BOE.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-07-01 2005-12-31 2006-07-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-07-01 2009-12-31 2010-07-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-07-01 2013-12-31 2014-07-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag