Patent US6320244B1 successfully refreshed from Google Patents.
US6320244B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit device having dual damascene capacitor
Assignee: Bell Semiconductor LLC
•
Filing: 1999-09-02
•
Granted: 2001-11-20
•
Expires: 2019-09-02
Abstract
Abstract An integrated circuit device includes a dielectric layer having an opening therein, and a capacitor comprising in stacked relation a lower electrode lining the opening, a capacitor dielectric layer adjacent the lower electrode, and an upper electrode adjacent the capacitor dielectric layer. The capacitor has a substantially planar upper surface substantially flush with adjacent upper surface portions of the dielectric layer. Additionally, the edges of the lower electrode and the capacitor dielectric layer preferably terminate at the upper surface of the capacitor. Also, the capacitor dielectric may include a high-k, high quality and low leakage dielectric, and which prevents the reduction of the capacitor dielectric by the metal of the upper and lower metal electrodes.
Inventors
- 👤 Glenn B. Alers
- 👤 Seungmoo Choi
- 👤 Sailesh Mansinh Merchant
- 👤 Pradip Kumar Roy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:48
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10D1/711; H10D1/01; H10D1/041; H10D1/042; H10D1/716; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/084
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
130 words
An integrated circuit device comprising: a semiconductor substrate; a dielectric layer, adjacent the semiconductor substrate, and having an opening therein, the dielectric layer comprising a lower dielectric layer portion adjacent the semicondutor substrate, an etch stop layer on the lower dielectric layer portion, and an upper dielectric layer portion on the etch stop layer, the opening having an upper portion in the upper dielectric layer portion and the etch stop layer, and a lower portion in the lower dielectric layer portion; and a capacitor comprising in stacked relation a lower electrode lining the opening, a capacitor dielectric layer adjacent the lower electrode, and an upper electrode adjacent the capacitor dielectric layer, the capacitor having a substantially planar upper surface substantially flush with adjacent upper surface portions of the dielectric layer.
Claim 2
Dependent Claim
130 words
An integrated circuit device comprising: a semiconductor substrate; a dielectric layer, adjacent the semiconductor substrate, and having an opening therein, the dielectric layer comprising a lower dielectric layer portion adjacent the semicondutor substrate, an etch stop layer on the lower dielectric layer portion, and an upper dielectric layer portion on the etch stop layer, the opening having an upper portion in the upper dielectric layer portion and the etch stop layer, and a lower portion in the lower dielectric layer portion; and a capacitor comprising in stacked relation a lower electrode lining the opening, a capacitor dielectric layer adjacent the lower electrode, and an upper electrode adjacent the capacitor dielectric layer, the capacitor having a substantially planar upper surface substantially flush with adjacent upper surface portions of the dielectric layer.
Claim 3
Dependent Claim
27 words
An integrated circuit device according to claim 1 wherein edges of the lower electrode and the capacitor dielectric layer terminate at the upper surface of the capacitor.
Claim 4
Dependent Claim
34 words
An integrated circuit device according to claim 1 , wherein the opening has a substantially uniform width between sidewalls of the opening from a top of the opening to a bottom of the opening.
Claim 5
Dependent Claim
21 words
An integrated circuit device according to claim 1 , wherein the upper portion has a greater width than the lower portion.
Claim 6
Dependent Claim
33 words
An integrated circuit device according to claim 1 , wherein the upper metal electrode comprises a barrier metal layer adjacent the capacitor dielectric layer and a copper layer adjacent the barrier metal layer.
Claim 7
Dependent Claim
16 words
An integrated circuit device according to claim 5 wherein the barrier metal layer comprises tantalum nitride.
Claim 8
Dependent Claim
21 words
An integrated circuit device according to claim 1 , wherein each of the upper and lower metal electrodes comprises tantalum nitride.
Claim 9
Dependent Claim
22 words
An integrated circuit device according to claim 1 , wherein the capacitor dielectric layer has a dielectric constant greater than about 25.
Claim 10
Dependent Claim
60 words
An integrated circuit device according to claim 1 , wherein the capacitor dielectric comprises a first metal oxide layer, a tantalum oxide layer on the first metal oxide layer, and a second metal oxide layer on the tantalum oxide layer opposite the first metal oxide layer; and wherein each of the upper and lower metal electrodes comprises a metal nitride.
Claim 11
Dependent Claim
21 words
An integrated circuit device according to claim 9 wherein each of the first and second metal oxide layers comprises titanium oxide.
Claim 12
Dependent Claim
21 words
An integrated circuit device according to claim 9 wherein each of the upper and lower metal electrode layers comprises titanium nitride.
Claim 13
Dependent Claim
163 words
An integrated circuit device comprising: a semiconductor substrate; a dielectric layer, adjacent the semiconductor substrate, and having an opening therein, the dielectric layer comprising a lower dielectric layer portion adjacent the semicondutor substrate, an etch stop layer on the lower dielectric layer portion, and an upper dielectric layer portion on the etch stop layer, the opening having an upper portion in the upper dielectric layer portion and the etch stop layer, and a lower portion in the lower dielectric layer portion; and a capacitor comprising in stacked relation a lower electrode lining the opening, a capacitor dielectric layer adjacent the lower electrode, and an upper electrode adjacent the capacitor dielectric layer; the capacitor dielectric comprising in stacked relation a first metal oxide layer, a tantalum oxide layer, and a second metal oxide layer; the upper and lower metal electrodes comprising a metal nitride; and the capacitor having a substantially planar upper surface substantially flush with adjacent upper surface portions of the dielectric layer.
Claim 14
Dependent Claim
163 words
An integrated circuit device comprising: a semiconductor substrate; a dielectric layer, adjacent the semiconductor substrate, and having an opening therein, the dielectric layer comprising a lower dielectric layer portion adjacent the semicondutor substrate, an etch stop layer on the lower dielectric layer portion, and an upper dielectric layer portion on the etch stop layer, the opening having an upper portion in the upper dielectric layer portion and the etch stop layer, and a lower portion in the lower dielectric layer portion; and a capacitor comprising in stacked relation a lower electrode lining the opening, a capacitor dielectric layer adjacent the lower electrode, and an upper electrode adjacent the capacitor dielectric layer; the capacitor dielectric comprising in stacked relation a first metal oxide layer, a tantalum oxide layer, and a second metal oxide layer; the upper and lower metal electrodes comprising a metal nitride; and the capacitor having a substantially planar upper surface substantially flush with adjacent upper surface portions of the dielectric layer.
Claim 15
Dependent Claim
28 words
An integrated circuit device according to claim 12 a wherein edges of the lower electrode and the capacitor dielectric layer terminate at the upper surface of the capacitor.
Claim 16
Dependent Claim
34 words
An integrated circuit device according to claim 12 , wherein the opening has a substantially uniform width between sidewalls of the opening from a top of the opening to a bottom of the opening.
Claim 17
Dependent Claim
21 words
An integrated circuit device according to claim 12 , wherein the upper portion has a greater width than the lower portion.
Claim 18
Dependent Claim
33 words
An integrated circuit device according to claim 12 , wherein the upper metal electrode comprises a barrier metal layer adjacent the capacitor dielectric layer and a copper layer adjacent the barrier metal layer.
Claim 19
Dependent Claim
17 words
An integrated circuit device according to claim 16 , wherein the barrier metal layer comprises tantalum nitride.
Claim 20
Dependent Claim
21 words
An integrated circuit device according to claim 12 , wherein each of the upper and lower metal electrodes comprises tantalum nitride.
Claim 21
Dependent Claim
21 words
An integrated circuit device according to claim 12 wherein the capacitor dielectric layer has a dielectric constant greater than about 25.
Claim 22
Dependent Claim
21 words
An integrated circuit device according to claim 12 wherein each of the first and second metal oxide layers comprises titanium oxide.
Claim 23
Dependent Claim
21 words
An integrated circuit device according to claim 20 wherein each of the upper and lower metal electrode layers comprises titanium nitride.
References Cited (Backward Citations)
US4685197A
Cited
US5714779A
Cited
US5479316A
Cited
US5416042A
Cited
US5702981A
Cited
US5808855A
Cited
US6078093A
Cited
US5912044A
Cited
US6150690A
Cited
US5801094A
Cited
US6075691A
Cited
US5786259A
Cited
US6136641A
Cited
US5891799A
Cited
US5841186A
Cited
US5933761A
Cited
US6174769B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-11-19 | 2005-05-21 | 2005-11-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-11-19 | 2009-05-21 | 2009-11-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-11-19 | 2013-05-21 | 2013-11-20 | $7700.00 | Window Closed / Lapsed |