Patent US6083816A successfully refreshed from Google Patents.
US6083816A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and method of manufacturing the same
Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1998-10-09
•
Granted: 2000-07-04
•
Expires: 2018-10-09
Abstract
Abstract A gate dielectric film 102, gates 104a formed of polysilicon, an offset oxidation film 106a formed of silicon nitride, and an etching stopper nitride film 108a formed of silicon nitride are sequentially formed on a silicon substrate 100, and side walls 110 formed of silicon nitride are formed on side surfaces of the offset oxidation film 106a and the etching stopper nitride film 108a. Since an oxidation polysilicon film 112 having better insulating characteristics than silicon nitride is formed on the side surfaces of the gates 14a by oxidation processing, the cross sectional thickness of the oxidation polysilicon film 112 can be made thin. A sum value of two times the cross sectional width of the etching stopper nitride film 108a and the cross sectional width of the side walls 110 is larger than the cross sectional width of the gates 104a, and the gates 104a are not etched when forming contact holes 116.
Inventors
- 👤 Jun Kanamori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:43
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
133 words
A method of manufacturing a semiconductor device, comprising the steps of: forming an upper insulation film layer on an upper portion of an electrode layer formed on a semiconductor substrate; patterning said upper insulation film layer to form an upper insulation film; increasing a cross sectional width of said upper insulation film; forming electrodes by etching said electrode layer using said increased width upper insulation film as a mask; and forming a side insulation film layer, said side insulation film layer being formed by the steps of: forming an oxidation film by subjecting surfaces of said electrodes, that have been exposed by etching said electrode layer, to oxidation treatment; removing said oxidation film; and adhering a CVD oxidation film to surfaces of said electrodes that have been exposed by removing said oxidation film.
Claim 2
Independent Claim
133 words
A method of manufacturing a semiconductor device, comprising the steps of: forming an upper insulation film layer on an upper portion of an electrode layer formed on a semiconductor substrate; patterning said upper insulation film layer to form an upper insulation film; increasing a cross sectional width of said upper insulation film; forming electrodes by etching said electrode layer using said increased width upper insulation film as a mask; and forming a side insulation film layer, said side insulation film layer being formed by the steps of: forming an oxidation film by subjecting surfaces of said electrodes, that have been exposed by etching said electrode layer, to oxidation treatment; removing said oxidation film; and adhering a CVD oxidation film to surfaces of said electrodes that have been exposed by removing said oxidation film.
Claim 3
Independent Claim
126 words
A method of manufacturing a semiconductor device, comprising the steps of: forming an offset oxidation film layer on an upper part of an electrode layer that has been formed on a semiconductor substrate; forming an upper insulation film layer on an upper part of said offset oxidation film layer; forming an upper insulation film and an offset oxidation film by patterning said upper insulation film layer and said offset oxidation film layer; enlarging a cross sectional width of said upper insulation film and insulating exposed surfaces of said offset oxidation film using said enlarged upper insulation film; forming electrodes by etching said electrode layer using the enlarged upper insulation film as a mask; and forming a side insulation film layer on exposed surfaces of said electrodes.
Claim 4
Independent Claim
126 words
A method of manufacturing a semiconductor device, comprising the steps of: forming an offset oxidation film layer on an upper part of an electrode layer that has been formed on a semiconductor substrate; forming an upper insulation film layer on an upper part of said offset oxidation film layer; forming an upper insulation film and an offset oxidation film by patterning said upper insulation film layer and said offset oxidation film layer; enlarging a cross sectional width of said upper insulation film and insulating exposed surfaces of said offset oxidation film using said enlarged upper insulation film; forming electrodes by etching said electrode layer using the enlarged upper insulation film as a mask; and forming a side insulation film layer on exposed surfaces of said electrodes.
Claim 5
Dependent Claim
48 words
The method of manufacturing a semiconductor device as disclosed in claim 2, wherein said step of forming said side insulation film layer is a step of forming an oxidation film by subjecting surfaces of said electrodes, that have been exposed by etching said electrode layer, to oxidation treatment.
Claim 6
Dependent Claim
73 words
The method of manufacturing a semiconductor device as disclosed in claim 2, wherein said step of forming said side insulation film layer further comprises the steps of: forming an oxidation film by subjecting surfaces of said electrodes, that have been exposed by etching said electrode layer to oxidation treatment; removing said oxidation film; and adhering a CVD oxidation film to surfaces of said electrodes that have been exposed by removing said oxidation film.
Claim 7
Independent Claim
217 words
A method of manufacturing a semiconductor device, comprising the steps of: forming an offset oxidation film layer on an upper part of an electrode layer that has been formed on a semiconductor substrate; forming an upper insulation film layer on an upper part of said offset oxidation film layer; forming an upper insulation film by patterning said upper insulation film layer; increasing a cross sectional width of said upper insulation film; forming an offset oxidation film by etching said offset oxidation film layer using said enlarged upper insulation film as a mask; forming electrodes by etching said electrode layer using said enlarged upper insulation film and said offset oxidation film as a mask; forming an oxidation film by subjecting surfaces of said electrodes, that have been exposed by etching said electrode layer, to oxidation processing; removing exposed surfaces of said offset oxidation film and said oxidation film and reducing the maximum cross sectional width of said offset oxidation film to less than a maximum cross sectional width of said upper insulation film; and forming a side insulation film layer by adhering a CVD oxidation film on surfaces of said offset oxidation film, that have been exposed by said step of removing exposed surfaces of said offset oxidation film and said oxidation film, and surfaces of the electrodes.
Claim 8
Independent Claim
217 words
A method of manufacturing a semiconductor device, comprising the steps of: forming an offset oxidation film layer on an upper part of an electrode layer that has been formed on a semiconductor substrate; forming an upper insulation film layer on an upper part of said offset oxidation film layer; forming an upper insulation film by patterning said upper insulation film layer; increasing a cross sectional width of said upper insulation film; forming an offset oxidation film by etching said offset oxidation film layer using said enlarged upper insulation film as a mask; forming electrodes by etching said electrode layer using said enlarged upper insulation film and said offset oxidation film as a mask; forming an oxidation film by subjecting surfaces of said electrodes, that have been exposed by etching said electrode layer, to oxidation processing; removing exposed surfaces of said offset oxidation film and said oxidation film and reducing the maximum cross sectional width of said offset oxidation film to less than a maximum cross sectional width of said upper insulation film; and forming a side insulation film layer by adhering a CVD oxidation film on surfaces of said offset oxidation film, that have been exposed by said step of removing exposed surfaces of said offset oxidation film and said oxidation film, and surfaces of the electrodes.
Claim 9
Dependent Claim
22 words
The method of manufacturing a semiconductor device as disclosed in claim 5, wherein said upper insulation film is a silicon nitride film.
References Cited (Backward Citations)
US4818715A
Cited
US5162884A
Cited
US5880015A
Cited
JPH0513434A
Cited
US5384287A
Cited
US5304504A
Cited
JPH06140517A
Cited
US5424240A
Cited
US5468665A
Cited
US5516713A
Cited
US5677206A
Cited
US5880008A
Cited
US5585295A
Cited
US5923977A
Cited
US5804458A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-07-04 | 2004-01-03 | 2004-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-07-04 | 2008-01-03 | 2008-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-07-04 | 2012-01-03 | 2012-07-04 | $7700.00 | Window Closed / Lapsed |