US5162884A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Insulated gate field-effect transistor with gate-drain overlap and method of making the same
Assignee: STMicroelectronics lnc USA
•
Filing: 1991-03-27
•
Granted: 1992-11-10
•
Expires: 2011-03-27
Abstract
Abstract A method of forming an insulated-gate field-effect transistor, and the transistor formed thereby, is described. According to a first embodiment, an inverted-T gate structure is formed by the deposition of a polycrystalline silicon layer, followed by the deposition of a metal silicide layer thereover. The metal silicide layer is etched with etchant which does not significantly etch polysilicon, to define the upper portion of the gate electrode. The reachthrough lightly-doped source/drain extensions are then implanted through the polysilicon layer, using the upper gate electrode portion as a mask. Sidewall spacers are formed on the sides of the upper portion of the gate electrode, and the polysilicon etched using the spacers as a mask, to define the inverted-T gate structure. In addition, either with the inverted-T gate structure or in conjunction with conventional gate structures, a method is disclosed which uses a first sidewall film to define the location of the source/drain implant relative to the LDD regions, and a second sidewall spacer to space direct react silicide formation from the gate, so that the dimensions of the graded junction may be defined independently from that of the silicidation reaction.
Inventors
- 👤 Fu-Tai Liou
- 👤 Frank F. Bryant
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:19
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/021; H10D64/60; H10D64/66; H10D64/671; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/601; H10D30/605; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/517; H10D64/518; H10D64/661; H10D64/662; H10D64/663; H10D64/675; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/013; H10D84/0147; H10P; H10P32/00; H10P32/30; H10P32/302; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10P50/268; Y; Y10; Y10S; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
205 words
A method of forming an insulated-gate field-effect transistor, comprising the steps of: forming a gate dielectric over an active region of a semiconductor surface, said active region of a first conductivity type; forming a lower gate layer comprising polycrystalline silicon over said gate dielectric; forming an upper gate layer over said lower gate layer, said upper gate layer comprising polycrystalline silicon having a different dopant concentration from that of said lower gate layer; removing selected portions of said upper gate layer with an etchant which removes the material of said upper gate layer at a much higher rate than the rate at which it removes the material of said lower gate layer, to provide an upper gate electrode of said upper gate layer material at a selected location; implanting dopant of a second conductivity type in such a manner that it is masked by said upper gate electrode but is not masked by said lower gate layer; forming sidewall spacers on the sides of said upper gate electrode; and removing portions of said lower gate layer not below said sidewall spacers, to provide a lower gate electrode in contact with said upper gate electrode, disposed under said upper gate electrode and under said sidewall spacers.
Claim 2
Independent Claim
205 words
A method of forming an insulated-gate field-effect transistor, comprising the steps of: forming a gate dielectric over an active region of a semiconductor surface, said active region of a first conductivity type; forming a lower gate layer comprising polycrystalline silicon over said gate dielectric; forming an upper gate layer over said lower gate layer, said upper gate layer comprising polycrystalline silicon having a different dopant concentration from that of said lower gate layer; removing selected portions of said upper gate layer with an etchant which removes the material of said upper gate layer at a much higher rate than the rate at which it removes the material of said lower gate layer, to provide an upper gate electrode of said upper gate layer material at a selected location; implanting dopant of a second conductivity type in such a manner that it is masked by said upper gate electrode but is not masked by said lower gate layer; forming sidewall spacers on the sides of said upper gate electrode; and removing portions of said lower gate layer not below said sidewall spacers, to provide a lower gate electrode in contact with said upper gate electrode, disposed under said upper gate electrode and under said sidewall spacers.
Claim 3
Dependent Claim
12 words
The method of claim 1, wherein said sidewall spacers comprise silicon dioxide.
Claim 4
Dependent Claim
38 words
The method of claim 1, further comprising: after said step of forming sidewall spacers, implanting dopant of a second conductivity type in such a manner that it is masked by said upper gate electrode and said sidewall spacers.
Claim 5
Dependent Claim
35 words
The method of claim 1, further comprising: forming outer sidewall spacers on the sides of said sidewall spacers and said lower gate electrode, after said step of removing portions of said lower gate electrode layer.
Claim 6
Dependent Claim
48 words
The method of claim 4, further comprising: prior to said step of forming outer sidewall spacers, and after said step of forming sidewall spacers, implanting dopant of a second conductivity type in such a manner that it is masked by said upper gate electrode and said sidewall spacers.
Claim 7
Dependent Claim
24 words
The method of claim 5, further comprising: forming a silicide film at the surface of said active region outside of said outer sidewall spacers.
Claim 8
Dependent Claim
61 words
The method of claim 6, wherein said semiconducting surface comprises silicon; wherein said step of forming said silicide film comprises: depositing a metal film overall; reacting the metal film with the silicon of semiconducting surface at locations outside of said outer spacers to form a silicide thereat; and removing the portions of said metal film not reacted in said reacting step.
Claim 9
Dependent Claim
27 words
The method of claim 4, wherein said step of forming said outer sidewall spacers comprises: depositing a dielectric film overall; and anisotropically etching said deposited dielectric film.
Claim 10
Dependent Claim
44 words
The method of claim 5, further comprising: after said step of forming said outer sidewall spacers, implanting dopant of a second conductivity type in such a manner that it is masked by said upper gate electrode, said sidewall spacers, and said outer sidewall spacers.
Claim 11
Dependent Claim
182 words
An insulated-gate field-effect transistor, comprising: source and drain regions, of a first conductivity type, disposed at a semiconducting surface and spaced apart from one another, said source and drain regions each having relatively lightly-doped extensions thereof extending toward one another and spaced apart by a channel portion of said semiconductor surface of a second conductivity type; a gate dielectric disposed over said channel portion and said source and drain extensions; a gate electrode, comprising: a lower gate electrode portion, comprising polycrystalline silicon, and disposed over said gate dielectric to overlie said channel portion and said source and drain extensions; and an upper gate electrode portion, comprising polycrystalline silicon, and disposed over and in electrical contact with said lower gate electrode; and dielectric sidewall spacers, disposed on the sides of said upper gate electrode portion and overlying said lower gate electrode portion; wherein the dopant concentration of said upper gate electrode portion is different from that of said lower gate electrode portion in such a manner that said upper gate electrode portion may be etched selectively relative to said lower gate electrode portion.
Claim 12
Dependent Claim
182 words
An insulated-gate field-effect transistor, comprising: source and drain regions, of a first conductivity type, disposed at a semiconducting surface and spaced apart from one another, said source and drain regions each having relatively lightly-doped extensions thereof extending toward one another and spaced apart by a channel portion of said semiconductor surface of a second conductivity type; a gate dielectric disposed over said channel portion and said source and drain extensions; a gate electrode, comprising: a lower gate electrode portion, comprising polycrystalline silicon, and disposed over said gate dielectric to overlie said channel portion and said source and drain extensions; and an upper gate electrode portion, comprising polycrystalline silicon, and disposed over and in electrical contact with said lower gate electrode; and dielectric sidewall spacers, disposed on the sides of said upper gate electrode portion and overlying said lower gate electrode portion; wherein the dopant concentration of said upper gate electrode portion is different from that of said lower gate electrode portion in such a manner that said upper gate electrode portion may be etched selectively relative to said lower gate electrode portion.
Claim 13
Dependent Claim
53 words
The transistor of claim 10, further comprising: outer dielectric sidewall spacers, disposed on the sides of said dielectric sidewall spacers and said lower gate electrode portion; and silicide film disposed on the surface of said source and drain regions, and spaced from said lower gate electrode portion by said outer dielectric sidewall spacers.
Claim 14
Dependent Claim
42 words
The transistor of claim 11, further comprising: silicide film disposed on the top surface of said upper gate electrode portion, and spaced from the silicide film disposed on the surface of said source and drain regions by said outer dielectric sidewall spacers.
References Cited (Backward Citations)
US4384301A
Cited
US4356623A
Cited
US4356623B1
Cited
US4851360A
Cited
US4907048A
Cited
US4878100A
Cited
US4992134A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-10 | 1996-05-11 | 1996-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-10 | 2000-05-11 | 2000-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-10 | 2004-05-11 | 2004-11-10 | $7700.00 | Window Closed / Lapsed |