Patent US6047346A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6047346A Expired / Lapsed US ⏱️ 0.0 years remaining

System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers

Assignee: Rambus Inc
•
Filing: 1998-02-02
•
Granted: 2000-04-04
•
Expires: 2018-02-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An interface circuit providing a high speed bus. According to one embodiment, the interface circuitry includes a plurality of I/O pins coupled to a plurality of bus drivers, wherein each bus driver is configured to adjust the rise time, fall time, and drive strength of outputs signal on the I/O pins based on process-voltage-temperature ("PVT") conditions. The circuitry used to adjust the I/O outputs includes a slew rate control circuit, a current control circuit, and a delay lock loop ("DLL").

Inventors

  • 👤 Benedict C. Lau
  • 👤 Jason Wei
  • 👤 Tsyr-Chyang Ho
  • 👤 Samir A. Patel
  • 👤 Yiu-Fai Chan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 13:06
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072

Claims Analysis

Total Claims: 28
Claim 1
Independent Claim 156 words
A drive circuit, comprising: a plurality of selector circuits; a plurality of control inputs; a plurality of pre-driver groups having a plurality of pre-drivers, each pre-driver group coupled to a corresponding one of the plurality of selector circuits, each pre-driver group coupled to the plurality of control inputs, the control inputs to enable one or more of the plurality of pre-drivers within each pre-driver group; and a plurality of output drivers, each output driver having an input and an output, each input of an output driver coupled to a corresponding one of the plurality of pre-driver groups, the selector circuits to enable one or more of the plurality of output drivers, the outputs of the plurality of output drivers coupled together and having a slew rate, the slew rate determined by a first number of the plurality of pre-drivers that are enabled and by a second number of the plurality of output drivers that are enabled.
Claim 2
Dependent Claim 156 words
A drive circuit, comprising: a plurality of selector circuits; a plurality of control inputs; a plurality of pre-driver groups having a plurality of pre-drivers, each pre-driver group coupled to a corresponding one of the plurality of selector circuits, each pre-driver group coupled to the plurality of control inputs, the control inputs to enable one or more of the plurality of pre-drivers within each pre-driver group; and a plurality of output drivers, each output driver having an input and an output, each input of an output driver coupled to a corresponding one of the plurality of pre-driver groups, the selector circuits to enable one or more of the plurality of output drivers, the outputs of the plurality of output drivers coupled together and having a slew rate, the slew rate determined by a first number of the plurality of pre-drivers that are enabled and by a second number of the plurality of output drivers that are enabled.
Claim 3
Dependent Claim 24 words
The drive circuit of claim 1, wherein varying the first number of pre-drivers and the second number of output drivers changes the slew rate.
Claim 4
Dependent Claim 38 words
The drive circuit of claim 2, wherein the plurality of control inputs determines the first number of pre-drivers within each pre-driver group that are coupled to the input of a corresponding one of the plurality of output drivers.
Claim 5
Dependent Claim 31 words
The drive circuit of claim 3, wherein increasing the first number of pre-drivers coupled to the input of a corresponding one of the plurality of output drives increases the slew rate.
Claim 6
Dependent Claim 43 words
The drive circuit of claim 1, wherein the plurality of selector circuits have data inputs and a clock input, the clock input to select from among the data inputs, the data inputs to enable one or more of the plurality of output drivers.
Claim 7
Dependent Claim 14 words
The drive circuit of claim 5, wherein the data inputs adjust the slew rate.
Claim 8
Dependent Claim 18 words
The drive circuit of claim 6, wherein the plurality of selector circuits comprise NAND gates coupled to multiplexers.
Claim 9
Dependent Claim 15 words
The drive circuit of claim 6, wherein the plurality of output drivers are NMOS transistors.
Claim 10
Dependent Claim 137 words
An interface circuit, comprising; a plurality of drive circuits, each of the plurality of drive circuits having a first input, a second input, and an output; a first control circuit coupled between the first input and the output of at least one of the plurality of drive circuits, the first control circuit to control a current flow on the output of the at least one of the plurality of drive circuits, the current flow based on an output voltage on the output of the at least one of the plurality of drive circuits; and a second control circuit coupled to the second input of the at least one of the plurality of drive circuits, the second control circuit to control a slew rate on the output of the at least one of the plurality of drive circuits.
Claim 11
Dependent Claim 137 words
An interface circuit, comprising; a plurality of drive circuits, each of the plurality of drive circuits having a first input, a second input, and an output; a first control circuit coupled between the first input and the output of at least one of the plurality of drive circuits, the first control circuit to control a current flow on the output of the at least one of the plurality of drive circuits, the current flow based on an output voltage on the output of the at least one of the plurality of drive circuits; and a second control circuit coupled to the second input of the at least one of the plurality of drive circuits, the second control circuit to control a slew rate on the output of the at least one of the plurality of drive circuits.
Claim 12
Dependent Claim 80 words
The interface circuit of claim 9, wherein the first control circuit comprises: a voltage divider coupled to the output of the drive circuit to generate an internal voltage; a comparator coupled to the voltage divider, the comparator to compare the internal voltage with a reference voltage, the comparator to generate a transition voltage; and a counter coupled to receive the transition voltage from the comparator, the counter to incrementally adjust the current flow on the output of the drive circuit.
Claim 13
Dependent Claim 24 words
The interface circuit of claim 10, wherein the current flow is incrementally adjusted by selectively coupling a plurality of current sources to the output.
Claim 14
Dependent Claim 81 words
The interface circuit of claim 9, wherein the second control circuit comprises: a logic circuit having a clock input and a trigger input, the logic circuit to generate a pulse signal having a pulse width based on the trigger input; a one-shot circuit coupled to receive the pulse signal, the one-shot circuit to generate a plurality of control inputs, the control inputs to control the slew rate on the output of the at least one of the plurality of drive circuits.
Claim 15
Dependent Claim 29 words
The interface circuit of claim 12, wherein the trigger input is coupled to receive a calibration signal to initiate generation of the pulse signal propagated through the one-shot circuit.
Claim 16
Dependent Claim 67 words
The interface circuit of claim 9, wherein each of the plurality of drive circuits have a first and a second clock inputs and wherein the interface circuit further comprises: a clock circuit coupled to the first and the second clock inputs, the clock circuit to synchronize two timing signals, the clock circuit to transmit the synchronized two timing signals to the first and the second clock inputs.
Claim 17
Dependent Claim 16 words
The interface circuit of claim 14, wherein the synchronized two timing signals have a predetermined relationship.
Claim 18
Dependent Claim 16 words
The interface circuit of claim 15, wherein the predetermined relationship is a 90 degree phase relationship.
Claim 19
Dependent Claim 15 words
The interface circuit of claim 16, wherein the clock circuit is a delay locked loop.
Claim 20
Dependent Claim 201 words
A data transfer system, comprising: a bus having data lines, a first clock, and a second clock; a first device and a second device coupled to the bus, each device having an interface circuit, the interface circuit further comprising: a plurality of drive circuits, each of the plurality of drive circuits having a first input, a second input, a first clock input, a second clock input, and an output; a clock circuit coupled to the first and the second clock inputs, the clock circuit to synchronize the first clock and the second clock, the clock circuit to transmit the synchronized first and second clocks to the first and the second clock inputs; a first control circuit coupled between the first input and the output of at least one of the plurality of drive circuits, the first control circuit to control a current flow on the output of the at least one of the plurality of drive circuits; and a second control circuit coupled to the second input of the at least one of the plurality of drive circuits, the second control circuit to control a slew rate on the output of the at least one of the plurality of drive circuits.
Claim 21
Dependent Claim 201 words
A data transfer system, comprising: a bus having data lines, a first clock, and a second clock; a first device and a second device coupled to the bus, each device having an interface circuit, the interface circuit further comprising: a plurality of drive circuits, each of the plurality of drive circuits having a first input, a second input, a first clock input, a second clock input, and an output; a clock circuit coupled to the first and the second clock inputs, the clock circuit to synchronize the first clock and the second clock, the clock circuit to transmit the synchronized first and second clocks to the first and the second clock inputs; a first control circuit coupled between the first input and the output of at least one of the plurality of drive circuits, the first control circuit to control a current flow on the output of the at least one of the plurality of drive circuits; and a second control circuit coupled to the second input of the at least one of the plurality of drive circuits, the second control circuit to control a slew rate on the output of the at least one of the plurality of drive circuits.
Claim 22
Dependent Claim 31 words
The data transfer system of claim 18, wherein the clock circuit operates to time data on the output of the plurality of driver circuits a phase prior to the first clock.
Claim 23
Dependent Claim 18 words
The data transfer system of claim 19, wherein the first device and the second device are memory devices.
Claim 24
Independent Claim 84 words
A method of adjusting slew rate on an output of a drive circuit, comprising; generating a plurality of drive control signals based on a calibration signal; generating a current control signal based on a voltage of the output of the drive circuit; and enabling a plurality of pre-drivers using the plurality of drive control signals, the plurality of pre-drivers coupled to a corresponding plurality of output drivers, the plurality of pre-drivers enabled to adjust the slew rate on the output of the drive circuit.
Claim 25
Independent Claim 84 words
A method of adjusting slew rate on an output of a drive circuit, comprising; generating a plurality of drive control signals based on a calibration signal; generating a current control signal based on a voltage of the output of the drive circuit; and enabling a plurality of pre-drivers using the plurality of drive control signals, the plurality of pre-drivers coupled to a corresponding plurality of output drivers, the plurality of pre-drivers enabled to adjust the slew rate on the output of the drive circuit.
Claim 26
Dependent Claim 23 words
The method of claim 21, further comprising enabling at least one of a plurality of output drivers using on the current control signal.
Claim 27
Dependent Claim 30 words
The method of claim 22, further comprising generating a feedback loop to use the voltage of the output of the drive circuit to determine a drive current for the output.
Claim 28
Dependent Claim 41 words
The method of claim 21, further comprising timing a data output of the drive circuit to operate a phase prior to a first clock signal, the timing based on a synchronization of the first clock signal and a second clock signal.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-04-04 2003-10-04 2004-04-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-04-04 2007-10-04 2008-04-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-04-04 2011-10-04 2012-04-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag