US6046620A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable delay line
Assignee: RPX Corp
•
Filing: 1997-12-18
•
Granted: 2000-04-04
•
Expires: 2017-12-18
Abstract
Abstract A programmable delay line has delay elements that are responsive to at least one of two different calibration signals for varying their drive power characteristics and hence the delay period. Preferably, there are two sets of delay elements, responsive to a respective calibration signal, with one set comprising much fewer delay elements than the other set. The delay elements may be responsive to a digital calibration signal for discrete control, an analog calibration signal for continuous control, or both.
Inventors
- 👤 Richard Relph
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 16:44
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/133; H03K2005/00013; H03K2005/00019; H03K2005/00026; H03K2005/00058
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
121 words
A programmable delay line, comprising a chain of serially coupled adjustable delay elements, wherein: one or more of the adjustable delay elements are each responsive to a first digital calibration signal for adjusting a common first delay period thereof; and at least some of the other adjustable delay elements are each responsive to a second digital calibration signal, other than the first digital calibration, for adjusting a common second delay period thereof, wherein each of said one or more of the adjustable delay elements includes a respective plurality of first invertors coupled in parallel and individually enabled by respective bits of the first digital calibration signal, whereby at least two of the first invertors may be enabled at a same time.
Claim 2
Dependent Claim
121 words
A programmable delay line, comprising a chain of serially coupled adjustable delay elements, wherein: one or more of the adjustable delay elements are each responsive to a first digital calibration signal for adjusting a common first delay period thereof; and at least some of the other adjustable delay elements are each responsive to a second digital calibration signal, other than the first digital calibration, for adjusting a common second delay period thereof, wherein each of said one or more of the adjustable delay elements includes a respective plurality of first invertors coupled in parallel and individually enabled by respective bits of the first digital calibration signal, whereby at least two of the first invertors may be enabled at a same time.
Claim 3
Dependent Claim
57 words
The programmable delay line of claim 1, wherein each of said at least some of the other adjustable delay elements includes a respective plurality of second invertors coupled in parallel and individually enabled by respective bits of the second digital calibration signal, whereby at least two of the second invertors may be enabled at a same time.
Claim 4
Dependent Claim
111 words
A programmable delay line, comprising a chain of serially coupled adjustable delay elements, wherein: one or more of the adjustable delay elements are each responsive to an analog calibration signal for adjusting a common first delay period thereof; and at least some of the other adjustable delay elements are each responsive to a digital calibration signal for adjusting a common second delay period thereof; wherein each of said at least some of the other adjustable delay elements includes a respective plurality of invertors coupled in parallel and individually enabled by respective bits of the digital calibration signals whereby at least two of the invertors can be enabled at a same time.
Claim 5
Dependent Claim
111 words
A programmable delay line, comprising a chain of serially coupled adjustable delay elements, wherein: one or more of the adjustable delay elements are each responsive to an analog calibration signal for adjusting a common first delay period thereof; and at least some of the other adjustable delay elements are each responsive to a digital calibration signal for adjusting a common second delay period thereof; wherein each of said at least some of the other adjustable delay elements includes a respective plurality of invertors coupled in parallel and individually enabled by respective bits of the digital calibration signals whereby at least two of the invertors can be enabled at a same time.
Claim 6
Dependent Claim
44 words
The programmable delay line of claim 3, wherein each of said one or more of the adjustable delay elements includes a respective load transistor coupled along a conduction path to a ground potential and having a gate electrode responsive to the analog calibration signal.
Claim 7
Dependent Claim
81 words
A programmable delay line, comprising a chain of serially coupled adjustable delay elements, wherein each of the adjustable delay elements are responsive to an analog calibration signal and a digital calibration signal for adjusting a common delay period thereof; wherein said each of the adjustable delay elements includes a respective plurality of invertors coupled in parallel and individually enabled by respective bits of the digital calibration signal whereby at least two of the invertors can be enabled at a same time.
Claim 8
Dependent Claim
81 words
A programmable delay line, comprising a chain of serially coupled adjustable delay elements, wherein each of the adjustable delay elements are responsive to an analog calibration signal and a digital calibration signal for adjusting a common delay period thereof; wherein said each of the adjustable delay elements includes a respective plurality of invertors coupled in parallel and individually enabled by respective bits of the digital calibration signal whereby at least two of the invertors can be enabled at a same time.
Claim 9
Dependent Claim
39 words
The programmable delay line of claim 5, wherein each of the adjustable delay elements includes a respective load transistor coupled along a conduction path to a ground potential and having a gate electrode responsive to the analog calibration signal.
References Cited (Backward Citations)
US5012143A
Cited
US5216302A
Cited
US5237224A
Cited
US5132572A
Cited
US5233637A
Cited
US5243227A
Cited
US5283631A
Cited
US5220216A
Cited
US5227679A
Cited
US5446417A
Cited
US5363419A
Cited
US5349612A
Cited
US5367542A
Cited
US5452333A
Cited
US5264745A
Cited
US5444406A
Cited
US5400370A
Cited
US5457719A
Cited
US5438300A
Cited
US5457336A
Cited
US5744991A
Cited
US5757218A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-04 | 2003-10-04 | 2004-04-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-04 | 2007-10-04 | 2008-04-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-04 | 2011-10-04 | 2012-04-04 | $7700.00 | Window Closed / Lapsed |