US6027956A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for producing planar dielectrically isolated high speed pin photodiode
Assignee: Silicon Laboratories Inc
•
Filing: 1998-02-05
•
Granted: 2000-02-22
•
Expires: 2018-02-05
Abstract
Abstract A method is shown for producing a PIN photodiode wherein an intrinsic layer of the photodiode can be made arbitrarily thin. A fabrication substrate is lightly doped to have a first conductivity type in order to form the intrinsic layer of the photodiode. A first active region of the photodiode having the first conductivity type is formed on a first surface of the fabrication substrate. An oxide layer is also formed upon the first surface of the fabrication substrate. A handling substrate is bonded to the first surface of the fabrication substrate. A second surface of the fabrication is then lapped to a obtain a preselected thickness of the intrinsic layer. And a second active region of the photodiode having a second conductivity type is formed on the second surface of the fabrication substrate.
Inventors
- 👤 Pierre Irissou
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 17:46
CPC Classifications
H; H10; H10F; H10F30/00; H10F30/20; H10F30/21; H10F30/22; H10F30/223; H10F77/00; H10F77/10; H10F77/14; H10F77/147; Y; Y02; Y02E; Y02E10/00; Y02E10/50; Y02E10/548
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
116 words
A method for fabricating a PIN photodiode, the method comprising the steps of: lightly doping a first semiconductor substrate with a first dopant type, the first semiconductor substrate having first and second planar surfaces; diffusing the first planar surface of the first semiconductor substrate with the first dopant type to form a first active region; forming an oxide layer on the first planar surface of the first semiconductor substrate; bonding a second semiconductor substrate to the first planar surface of the first semiconductor substrate; lapping the second planar surface of the first semiconductor substrate; and diffusing the second planar surface of the first semiconductor substrate with a second dopant type to form a second active region.
Claim 2
Independent Claim
116 words
A method for fabricating a PIN photodiode, the method comprising the steps of: lightly doping a first semiconductor substrate with a first dopant type, the first semiconductor substrate having first and second planar surfaces; diffusing the first planar surface of the first semiconductor substrate with the first dopant type to form a first active region; forming an oxide layer on the first planar surface of the first semiconductor substrate; bonding a second semiconductor substrate to the first planar surface of the first semiconductor substrate; lapping the second planar surface of the first semiconductor substrate; and diffusing the second planar surface of the first semiconductor substrate with a second dopant type to form a second active region.
Claim 3
Dependent Claim
223 words
The method of claim 1, including the steps of: forming an oxide pattern on the second planar surface of the first semiconductor substrate; diffusing first and second regions of the second planar surface of the first semiconductor substrate with the first dopant type; diffusing a third region of the second planar surface of the first semiconductor substrate with a second dopant type; forming a trench in each of the first and second regions of the second planar surface of the first semiconductor substrate, wherein each of the trenches extends to the first active region formed on the first planar surface of the first semiconductor substrate; diffusing sidewalls of the trenches with the first dopant type; forming an oxide layer on the second planar surface of the first semiconductor substrate that fills the trenches; etching first and second contact areas in the oxide layer on the second planar surface of the first semiconductor substrate, where the first contact area is adjacent one sidewall of the trench in the first region of the second planar surface and the second contact area is adjacent the third region of the second planar surface of the first semiconductor substrate; forming a first contact in the first contact area and a second contact in the second contact area; and dicing the first and second semiconductor substrates adjacent the trenches.
Claim 4
Dependent Claim
18 words
The method of claim 1 including the step of forming a polysilicon layer on the first planar surface.
Claim 5
Dependent Claim
36 words
The method of claim 1, wherein the step of forming an oxide layer on the first surface of the first semiconductor wafer includes controlling a thickness of the oxide layer to form a dielectric interference reflector.
Claim 6
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 1.
Claim 7
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 2.
Claim 8
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 3.
Claim 9
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 4.
Claim 10
Independent Claim
196 words
A method for producing a dielectrically isolated PIN diode, the method comprising the steps: lightly doping a first semiconductor substrate with a first dopant type, the first semiconductor substrate having first and second planar surfaces; forming first and second grooves in the first surface of the first semiconductor substrate diffusing the first surface of the first semiconductor substrate with the first dopant type; forming a field oxide layer on the first surface of the first semiconductor substrate, wherein the field oxide layer fills the first and second grooves; forming a polysilicon layer on the first surface of the first semiconductor substrate; bonding a second semiconductor substrate to an exposed surface of the polysilicon layer; lapping the second surface of the first semiconductor substrate such that the sidewalls and the field oxide layer within each of the first and second grooves become exposed at first and second regions, respectively, of the second surface of the first semiconductor substrate; and diffusing a third region of the second surface of the first semiconductor substrate with a second dopant type, where the third region is positioned between the first and second regions and separate from the first and second regions.
Claim 11
Independent Claim
196 words
A method for producing a dielectrically isolated PIN diode, the method comprising the steps: lightly doping a first semiconductor substrate with a first dopant type, the first semiconductor substrate having first and second planar surfaces; forming first and second grooves in the first surface of the first semiconductor substrate diffusing the first surface of the first semiconductor substrate with the first dopant type; forming a field oxide layer on the first surface of the first semiconductor substrate, wherein the field oxide layer fills the first and second grooves; forming a polysilicon layer on the first surface of the first semiconductor substrate; bonding a second semiconductor substrate to an exposed surface of the polysilicon layer; lapping the second surface of the first semiconductor substrate such that the sidewalls and the field oxide layer within each of the first and second grooves become exposed at first and second regions, respectively, of the second surface of the first semiconductor substrate; and diffusing a third region of the second surface of the first semiconductor substrate with a second dopant type, where the third region is positioned between the first and second regions and separate from the first and second regions.
Claim 12
Dependent Claim
108 words
The method of claim 9, including the steps of: forming a field oxide pattern on the second surface of the first semiconductor substrate, where the field oxide pattern includes a first exposed region adjacent to one sidewall of the first groove and a second exposed region adjacent to the third region of the second surface of the first semiconductor substrate; forming a first contact in the first exposed region of the field oxide pattern; forming a second contact in the second exposed region of the field oxide pattern; and cutting the first and second semiconductor wafers along the exposed field oxide layer of the first and second grooves.
Claim 13
Dependent Claim
38 words
The method of claim 9, wherein the step of forming a field oxide layer on the first surface of the first semiconductor substrate includes controlling a thickness of the field oxide layer to form a dielectric interference reflector.
Claim 14
Dependent Claim
33 words
The method of claim 9, wherein the step of bonding a second semiconductor substrate to an exposed surface of the polysilicon layer includes polishing the exposed surface of the polysilicon layer before bonding.
Claim 15
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 9.
Claim 16
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 10.
Claim 17
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 11.
Claim 18
Dependent Claim
10 words
The PIN photodiode produced by the process of claim 12.
References Cited (Backward Citations)
US3898686A
Cited
US4625225A
Cited
US5101253A
Cited
US4835595A
Cited
US4847210A
Cited
US5013681A
Cited
US5239193A
Cited
US5344499A
Cited
US5598022A
Cited
USH1137H
Cited
US5801084A
Cited
US5821597A
Cited
US5360987A
Cited
US5773352A
Cited
US5773355A
Cited
US5587611A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-02-21 | 2003-08-23 | 2004-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-02-21 | 2007-08-23 | 2008-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-02-21 | 2011-08-23 | 2012-02-22 | $7700.00 | Window Closed / Lapsed |