Patent US633682A successfully refreshed from Google Patents.
Patent US3190367A successfully refreshed from Google Patents.
US5773352A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabrication process of bonded total dielectric isolation substrate
Assignee: NEC Electronics Corp
•
Filing: 1995-03-23
•
Granted: 1998-06-30
•
Expires: 2015-03-23
Abstract
Abstract After forming a groove on one surface of a single-crystalline silicon layer, a silicon oxide layer is formed. Also, a polycrystalline silicon layer is formed on the silicon oxide layer to cover the groove. Subsequently, by a buffer layer of polycrystalline silicon is deposited over the polycrystalline silicon layer to form a smooth surface. Thereafter, a silicon oxide layer is formed on a separately prepared supporting substrate. After laminating both substrates by mating the buffer layer and the silicon oxide layer, annealing is performed. By this, voids which might otherwise be generated at the junction interface in the dielectric isolation substrate can be eliminated.
Inventors
- 👤 Tomohiro Hamajima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:02
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/019; H10W10/061; H10W10/10; H10W10/181; H10P90/1914; H10W10/041; H10W10/40
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
166 words
A fabrication process for a dielectric isolation substrate comprising steps of: forming an isolation groove on one side of a single-crystalline silicon substrate; forming a dielectric layer on said one side and within said groove; depositing a polycrystalline silicon layer on said dielectric layer until at least said groove is buried; polishing said polycrystalline silicon layer to form a smoothed surface; forming a buffer layer on the smoothed surface after said polishing of said polycrystalline silicon layer step; forming a first junction interface by polishing said buffer layer; forming an oxide layer on one surface of a supporting substrate, thereby forming a second junction interface on a surface of said oxide layer; fitting said first junction interface on said second junction interface; annealing said first and second junction interfaces after said fitting step; and polishing a surface of said single-crystalline silicon substrate to expose the dielectric layer at the bottom of said groove, thereby defining a plurality of single-crystalline silicon islands isolated by said dielectric layer.
Claim 2
Dependent Claim
166 words
A fabrication process for a dielectric isolation substrate comprising steps of: forming an isolation groove on one side of a single-crystalline silicon substrate; forming a dielectric layer on said one side and within said groove; depositing a polycrystalline silicon layer on said dielectric layer until at least said groove is buried; polishing said polycrystalline silicon layer to form a smoothed surface; forming a buffer layer on the smoothed surface after said polishing of said polycrystalline silicon layer step; forming a first junction interface by polishing said buffer layer; forming an oxide layer on one surface of a supporting substrate, thereby forming a second junction interface on a surface of said oxide layer; fitting said first junction interface on said second junction interface; annealing said first and second junction interfaces after said fitting step; and polishing a surface of said single-crystalline silicon substrate to expose the dielectric layer at the bottom of said groove, thereby defining a plurality of single-crystalline silicon islands isolated by said dielectric layer.
Claim 3
Dependent Claim
35 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said annealing is performed for burying fine unevenness residing in said buffer layer by softening and fluidizing said oxide layer.
Claim 4
Dependent Claim
38 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said buffer layer is selected from the group consisting of a polycrystalline silicon layer, an amorphous silicon layer and a silicon oxide layer.
Claim 5
Dependent Claim
47 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said oxide layer is selected from the group consisting of an oxide layer formed by thermal oxidization, an oxide layer formed by a CVD method and an oxide layer doped with impurity.
Claim 6
Dependent Claim
23 words
A fabrication process for a dielectric isolation substrate as set forth in claim 4, wherein said impurity is one of phosphorous and boron.
Claim 7
Dependent Claim
32 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein the thickness of the polycrystalline silicon layer formed on said dielectric layer is 30 to 50 μm.
Claim 8
Dependent Claim
36 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said buffer layer is formed by depositing a non-crystalline silicon by CVD method in a thickness of 2 to 3 μm.
Claim 9
Dependent Claim
33 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said buffer layer has unevenness on the surface less than or equal to 10 nm after the polishing.
Claim 10
Dependent Claim
30 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said oxide layer on said supporting substrate has a thickness of 0.1 to 3 μm.
Claim 11
Dependent Claim
30 words
A fabrication process for a dielectric isolation substrate as set forth in claim 1, wherein said annealing is performed at a heating temperature higher than or equal to 1100° C.
Claim 12
Dependent Claim
19 words
A fabrication process according to claim 9, wherein said oxide layer has a thickness of 0.5 to 1.0 μm.
References Cited (Backward Citations)
US3689357A
Cited
JPH02126625A
Cited
JPH03132055A
Cited
JPH03252154A
Cited
JPH03265153A
Cited
US5308776A
Cited
JPH05217826A
Cited
US5420064A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-29 | 2001-12-29 | 2002-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-29 | 2005-12-29 | 2006-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-29 | 2009-12-29 | 2010-06-30 | $7700.00 | Window Closed / Lapsed |