US6005268A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuitry, DRAM cells, capacitors, and methods of forming integrated circuitry, DRAM cells and capacitors
Assignee: Round Rock Research LLC
•
Filing: 1997-06-30
•
Granted: 1999-12-21
•
Expires: 2017-06-30
Abstract
Abstract The invention includes a number of methods and structures pertaining to integrated circuitry. The invention encompasses a method of forming an integrated circuit comprising: a) forming an insulative material layer over a first node location and a second node location, the insulative material layer having an uppermost surface; and b) forming first and second conductive pedestals extending through the insulative material layer and in electrical connection with the first and second node locations, the conductive pedestals comprising exposed uppermost surfaces which are above the uppermost surface of the insulative material layer. The invention also encompasses an integrated circuit comprising: a) a first node location and a second node location within a semiconductor substrate; b) a transistor gate electrically connecting the first and second node locations; c) an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; d) a first conductive pedestal extending through the insulative material layer and in electrical connection with the first node location; e) a second conductive pedestal extending through the insulative material layer and in electrical connection with the second node location; f) the conductive pedestals comprising uppermost surfaces which are at a common elevational height relative to one another and are above the uppermost surface of the insulative material layer in a region proximate the pedestals.
Inventors
- 👤 Kunal R. Parekh
- 👤 Angela S. Parekh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:53
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10D1/711; H10D1/712
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
125 words
An integrated circuit element comprising: a first node location and a second node location within a semiconductor substrate; a transistor gate electrically connecting the first and second node locations; an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; and a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first and second conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals.
Claim 2
Dependent Claim
125 words
An integrated circuit element comprising: a first node location and a second node location within a semiconductor substrate; a transistor gate electrically connecting the first and second node locations; an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; and a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first and second conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals.
Claim 3
Dependent Claim
159 words
An integrated circuit element comprising: a first node location, a second node location, and a third node location within a semiconductor substrate; a first transistor gate electrically connecting the first and second node locations; a second transistor gate electrically connecting the second and third node locations; an insulative material layer over the semiconductor substrate, the insulative material layer having an uppermost surface; and a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; a third conductive pedestal extending through the insulative material layer to connect with the third node location, the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first, second and third conductive pedestals being substantially at a common elevational height relative one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals.
Claim 4
Dependent Claim
159 words
An integrated circuit element comprising: a first node location, a second node location, and a third node location within a semiconductor substrate; a first transistor gate electrically connecting the first and second node locations; a second transistor gate electrically connecting the second and third node locations; an insulative material layer over the semiconductor substrate, the insulative material layer having an uppermost surface; and a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; a third conductive pedestal extending through the insulative material layer to connect with the third node location, the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first, second and third conductive pedestals being substantially at a common elevational height relative one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals.
Claim 5
Dependent Claim
163 words
A DRAM cell comprising: a first node location and a second node location within a semiconductor substrate; a transistor gate electrically connecting the first and second node locations; an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first and second conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals; a dielectric layer proximate the first pedestal; a cell plate layer proximate the dielectric layer, the first pedestal together with the dielectric layer and cell plate layer comprising a capacitor; and a bitline in electrical contact with the second pedestal.
Claim 6
Dependent Claim
163 words
A DRAM cell comprising: a first node location and a second node location within a semiconductor substrate; a transistor gate electrically connecting the first and second node locations; an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first and second conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals; a dielectric layer proximate the first pedestal; a cell plate layer proximate the dielectric layer, the first pedestal together with the dielectric layer and cell plate layer comprising a capacitor; and a bitline in electrical contact with the second pedestal.
Claim 7
Dependent Claim
222 words
A DRAM array comprising: a first node location, a second node location, and a third node location within a semiconductor substrate; a first transistor gate electrically connecting the first and second. node locations; a second transistor gate electrically connecting the second and third node locations; an insulative material layer over the semiconductor substrate, the insulative material layer having an uppermost surface; a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; a third conductive pedestal extending through the insulative material layer to connect with the third node location, the conductive pedestals having uppermost surfaces, the uppermost surfaces of the first, second and third conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals; a dielectric layer adjacent the uppermost surfaces of the first and third conductive pedestals; a cell plate layer adjacent the dielectric layer, the first pedestal together with the dielectric layer and cell plate layer comprising a first capacitor, the third pedestal together with the dielectric layer and cell plate layer comprising a second capacitor; and a bitline in electrical contact with the second pedestal.
Claim 8
Dependent Claim
222 words
A DRAM array comprising: a first node location, a second node location, and a third node location within a semiconductor substrate; a first transistor gate electrically connecting the first and second. node locations; a second transistor gate electrically connecting the second and third node locations; an insulative material layer over the semiconductor substrate, the insulative material layer having an uppermost surface; a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; a third conductive pedestal extending through the insulative material layer to connect with the third node location, the conductive pedestals having uppermost surfaces, the uppermost surfaces of the first, second and third conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals; a dielectric layer adjacent the uppermost surfaces of the first and third conductive pedestals; a cell plate layer adjacent the dielectric layer, the first pedestal together with the dielectric layer and cell plate layer comprising a first capacitor, the third pedestal together with the dielectric layer and cell plate layer comprising a second capacitor; and a bitline in electrical contact with the second pedestal.
Claim 9
Dependent Claim
12 words
The DRAM array of claim 4 wherein the conductive pedestals comprise polysilicon.
Claim 10
Dependent Claim
16 words
The DRAM array of claim 4 wherein the bitline extends above the first and second capacitors.
Claim 11
Dependent Claim
151 words
A monolithic integrated circuit comprising: fabricated circuitry over a semiconductor substrate, the integrated circuitry comprising elements including transistors, capacitors and resistive elements; at least one of the integrated circuitry elements comprising: a first node location and a second node location within a semiconductor substrate; a transistor gate electrically connecting the first and second node locations; an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; and a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first and second conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals.
Claim 12
Dependent Claim
151 words
A monolithic integrated circuit comprising: fabricated circuitry over a semiconductor substrate, the integrated circuitry comprising elements including transistors, capacitors and resistive elements; at least one of the integrated circuitry elements comprising: a first node location and a second node location within a semiconductor substrate; a transistor gate electrically connecting the first and second node locations; an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; and a first conductive pedestal extending through the insulative material layer to connect with the first node location; a second conductive pedestal extending through the insulative material layer to connect with the second node location; the conductive pedestals comprising uppermost surfaces, the uppermost surfaces of the first and second conductive pedestals being substantially at a common elevational height relative to one another and being above the uppermost surface of the insulative material layer in a region about the conductive pedestals.
Claim 13
Dependent Claim
17 words
The monolithic integrated circuit of claim 7 wherein the integrated circuit is part of a microprocessor circuit.
Claim 14
Dependent Claim
31 words
The monolithic integrated circuit of claim 7 wherein the integrated circuit is part of a microprocessor circuit and wherein the first and second conductive pedestals are incorporated into a DRAM cell.
References Cited (Backward Citations)
US5391511A
Cited
US5294561A
Cited
US5401681A
Cited
US5605857A
Cited
US5318927A
Cited
US5565372A
Cited
US5547888A
Cited
US5563089A
Cited
US5627095A
Cited
US5438011A
Cited
US5604147A
Cited
US5686339A
Cited
US5661064A
Cited
US5712202A
Cited
US5567640A
Cited
US5686337A
Cited
US5786249A
Cited
US5796135A
Cited
US5688713A
Cited
US5677222A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-20 | 2003-06-21 | 2003-12-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-20 | 2007-06-21 | 2007-12-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-20 | 2011-06-21 | 2011-12-21 | $7700.00 | Window Closed / Lapsed |