Patent US6002177A successfully refreshed from Google Patents.
US6002177A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High density integrated circuit packaging with chip stacking and via interconnections
Assignee: International Business Machines Corp
•
Filing: 1995-12-27
•
Granted: 1999-12-14
•
Expires: 2015-12-27
Abstract
Abstract Chip stacks with decreased conductor length and improved noise immunity are formed by laser drilling of individual chips, such as memory chips, preferably near but within the periphery thereof, and forming conductors therethrough, preferably by metallization or filling with conductive paste which may be stabilized by transient liquid phase (TLP) processes and preferably with or during metallization of conductive pads, possibly including connector patterns on both sides of at least some of the chips in the stack. At least some of the chips in the stack then have electrical and mechanical connections made therebetween, preferably with electroplated solder preforms consistent with TLP processes. The connections may be contained by a layer of resilient material surrounding the connections and which may be formed in-situ. High density circuit packages thus obtained may be mounted on a carrier by surface mount techniques or separable connectors such as a plug and socket arrangement. The carrier may be of the same material as the chip stacks to match coefficients of thermal expansion. High-density circuit packages may also be in the form of removable memory modules in generally planar or prism shaped form similar to a pen or as a thermal conduction module.
Inventors
- 👤 Michael Anthony Gaynes
- 👤 Alan James Emerick
- 👤 Viswanadham Puligandla
- 👤 Charles Gerard Woychik
- 👤 Jerzy Maria Zalesinski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:05
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/20; H10W20/01; H10W20/021; H10W20/023; H10W20/0238; H10W20/211; H10W20/212; H10W20/2125; H10W90/00; H10W72/00; H10W72/01; H10W72/012; H10W72/01221; H10W72/01225; H10W72/20; H10W72/251; H10W90/20; H10W90/288; H10W90/291; H10W90/297; H10W90/701; H10W90/721; H10W90/722; H10W90/724
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
85 words
A plurality of laser drilled chips for stacking, each of said chips comprising: a substrate; substantially cylindrical holes extending into said substrate; conductors bridging through said holes in said substrate to form vias; and interconnecting conductive supports on said substrate at a plurality of said vias, said conductive supports being transient liquid phase (TLP) joints including an electrically conductive paste at a said via, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material.
Claim 2
Dependent Claim
85 words
A plurality of laser drilled chips for stacking, each of said chips comprising: a substrate; substantially cylindrical holes extending into said substrate; conductors bridging through said holes in said substrate to form vias; and interconnecting conductive supports on said substrate at a plurality of said vias, said conductive supports being transient liquid phase (TLP) joints including an electrically conductive paste at a said via, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material.
Claim 3
Dependent Claim
112 words
A plurality of laser drilled chips as recited in claim 1, wherein said substrate has planar and parallel first and second surfaces, at least the first of said surfaces being a semiconductor surface, said holes being drilled in a direction approximately perpendicular to said planar surfaces, wherein said bridging conductors electrically connect said first and second surfaces through said holes, and wherein each of said chips further comprises: microelectronic circuits on at least said first semiconductor surface; a coating of passivation material on said first semiconductor surface; a first array of connections on said first semiconductor surface extending over said passivation material; and a second array of connections on said second surface.
Claim 4
Dependent Claim
45 words
Chips as described in claim 2, in which said second surface is also a semiconductor surface, each chip further including: microelectronic circuits on said second semiconductor surface; and a passivation material on said second semiconductor surface over which connections are formed on said second surface.
Claim 5
Dependent Claim
30 words
Chips as described in claim 3, each chip further including: a row of aluminum wire bond pads extending along at least one edge of at least one of said surfaces.
Claim 6
Dependent Claim
120 words
Chips as described in claim 2, wherein each of said holes has a first part being an opening smaller than 75 microns across and extending from said first surface to an end partially through said chip and a second part being a well at least twice the diameter of said fist part and extending from said end of said first part to said second surface; said bridging conductors comprising an electrically conductive adhesive filling in said second part, said filling consisting of tin-plated lead particles mixed with a thermoplastic adhesive carrier, and an electrically conductive coating to interior walls of said first part, said coating being formed of a conductive layer of doped silicon; and said passivation material is polyimide.
Claim 7
Dependent Claim
25 words
Chips as described in claim 1, wherein said conductive supports further comprise an insulating polymer film, said film serving to encapsulate an electrically conductive adhesive.
Claim 8
Dependent Claim
155 words
A stack of semiconductor chips, comprising: a plurality of laser drilled chips, each of said chips having a first and second surface and a first and second array of connection pads on said respective first and second surface and substantially cylindrical holes, said chips being in a particular vertical order and having a particular vertical alignment; a plurality of vertical interconnecting conductive supports on a plurality of said connection pads, said conductive supports being transient liquid phase (TLP) joints including an electrically conductive paste at respective ones of said conductive supports, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material; said order and alignment being such that at adjoining surfaces between an upper chip and a lower chip, said vertical interconnecting conductive supports being positioned between connections of said upper chip and corresponding confronting connections in mirror image arrangement on said lower chip.
Claim 9
Dependent Claim
155 words
A stack of semiconductor chips, comprising: a plurality of laser drilled chips, each of said chips having a first and second surface and a first and second array of connection pads on said respective first and second surface and substantially cylindrical holes, said chips being in a particular vertical order and having a particular vertical alignment; a plurality of vertical interconnecting conductive supports on a plurality of said connection pads, said conductive supports being transient liquid phase (TLP) joints including an electrically conductive paste at respective ones of said conductive supports, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material; said order and alignment being such that at adjoining surfaces between an upper chip and a lower chip, said vertical interconnecting conductive supports being positioned between connections of said upper chip and corresponding confronting connections in mirror image arrangement on said lower chip.
Claim 10
Dependent Claim
127 words
A package implementing an electronic circuit design, comprising: a silicon wafer carrier, said carrier having an I/O strip along at least one edge and being patterned with circuitry in accordance with said design; each of said laser drilled chip stacks having at least two chips, wherein at least one of said chips includes a connection formed between first and second surfaces thereof extending through a substantially cylindrical laser drilled hole and a connection to another of said at least two chips made within respective peripheries of said at least two chips, and a transient liquid phase (TLP) joint including an electrically conductive paste at said connection, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material.
Claim 11
Dependent Claim
127 words
A package implementing an electronic circuit design, comprising: a silicon wafer carrier, said carrier having an I/O strip along at least one edge and being patterned with circuitry in accordance with said design; each of said laser drilled chip stacks having at least two chips, wherein at least one of said chips includes a connection formed between first and second surfaces thereof extending through a substantially cylindrical laser drilled hole and a connection to another of said at least two chips made within respective peripheries of said at least two chips, and a transient liquid phase (TLP) joint including an electrically conductive paste at said connection, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material.
Claim 12
Dependent Claim
37 words
A package as recited in claim 8, wherein at least one connection between said at least two chips coincides in location with said connection formed between said first and second surfaces of said at least one chip.
Claim 13
Dependent Claim
41 words
A package as recited in claim 8, wherein at least one of said at least two chips includes at least two connection pads formed on at least one surface thereof and a connection formed between said at least two connection pads.
Claim 14
Dependent Claim
37 words
A package as recited in claim 10, wherein at least one of said at least two connection pads coincides in location with said connection formed between said first and second surfaces of said at least one chip.
Claim 15
Dependent Claim
113 words
A memory device package, comprising: at least one memory chip stack, said at least one memory chip stack including at least two memory chips and a substantially cylindrical electrical connection therebetween located within respective peripheries of said at least two chips and a transient liquid phase (TLP) joint including an electrically conductive paste at said connection, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material; auxiliary electronic components; an I/O connector; a protective case; and at least one connector flexibly adapted to connect said at least one memory chip stack and said I/O connector within said protective case to another circuit.
Claim 16
Dependent Claim
113 words
A memory device package, comprising: at least one memory chip stack, said at least one memory chip stack including at least two memory chips and a substantially cylindrical electrical connection therebetween located within respective peripheries of said at least two chips and a transient liquid phase (TLP) joint including an electrically conductive paste at said connection, said electrically conductive paste including particles of at least one of a noble metal and a transient liquid phase solder material; auxiliary electronic components; an I/O connector; a protective case; and at least one connector flexibly adapted to connect said at least one memory chip stack and said I/O connector within said protective case to another circuit.
Claim 17
Dependent Claim
44 words
The package as recited in claim 12, wherein said protective case is prism shaped, said memory chip stacks are prism shaped, and at least one of said auxiliary electronic components and at least one of said memory stacks is surface mounted on said connector.
Claim 18
Dependent Claim
37 words
The package as recited in claim 12, wherein said connector includes a heat conductive carrier for mounting of at least one said memory stack, said package further includes means for removing heat from said heat conductive carrier.
Claim 19
Dependent Claim
29 words
The package as recited in claim 14, wherein said means for removing heat includes means in thermal communication with said heat conductive carrier for containing a circulating coolant fluid.
Claim 20
Dependent Claim
33 words
The package as recited in claim 15, wherein said means for removing heat includes a compliant thermal material in thermal communication with said one or more chip stacks and said auxiliary electronic components.
Claim 21
Dependent Claim
27 words
The package as recited in claim 14, wherein said heat conductive carrier exhibits a coefficient of thermal expansion approximately equal to at least one said chip stack.
Claim 22
Dependent Claim
29 words
The package as recited in claim 14, wherein said chip stack is formed of a semiconductor material and said heat conductive carrier is formed of the same semiconductor material.
Claim 23
Dependent Claim
18 words
The package as recited in claim 12, further including a resilient layer surrounding said at least one connection.
Claim 24
Dependent Claim
36 words
The package as recited in claim 12, in which memory circuits of the memory chips provide volatile storage, said package further including a self-contained power source to provide power to maintain storage in said memory circuits.
References Cited (Backward Citations)
US4437109A
Cited
US4394712A
Cited
US4499655A
Cited
US4754316A
Cited
US4939568A
Cited
US5637925A
Cited
US4841355A
Cited
US5191405A
Cited
US4984358A
Cited
US4991000A
Cited
US5032896A
Cited
US5510655A
Cited
US5229647A
Cited
JPH0529537A
Cited
US5202754A
Cited
US5270261A
Cited
US5399898A
Cited
US5404044A
Cited
US5859470A
Cited
US5408123A
Cited
US5528080A
Cited
US5455445A
Cited
US5530288A
Cited
US5608264A
Cited
US5552633A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |