US5959327A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same
Assignee: Micron Technology Inc
•
Filing: 1995-12-14
•
Granted: 1999-09-28
•
Expires: 2015-12-14
Abstract
Abstract The invention is a storage cell capacitor and a method for forming the storage cell capacitor having a storage node electrode comprising a barrier layer interposed between a conductive plug and an oxidation resistant layer. A layer of titanium silicide is fabricated to lie between the conductive plug and the oxidation resistant layer. A thick insulative layer protects the sidewalls of the barrier layer during the deposition and anneal of a dielectric layer having a high dielectric constant. The method comprises forming the conductive plug in a thick layer of insulative material such as oxide or oxide/nitride. The conductive plug is recessed from a planarized top surface of the thick insulative layer. Titanium is deposited and a rapid thermal anneal is performed. The titanium reacts with silicide of the conductive plug to form TiSi at the bottom of the recess. Unreacted Ti is removed. The barrier layer is then formed in the recess. The process is continued with a formation of an oxidation resistant conductive layer and the patterning thereof to complete the formation of the storage node electrode. Next a dielectric layer having a high dielectric constant is formed to overly the storage node electrode and a cell plate electrode is fabricated to overly the dielectric layer.
Inventors
- 👤 Gurtej S. Sandhu
- 👤 Pierre C. Fazan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:42
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B53/00; H10B53/30; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/692; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/033; H10W20/037; H10W20/046; H10W20/064; H10W20/066; H10B12/0335; H10D1/682; H10D1/696
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
111 words
An electrode in a semiconductor device the electrode proximate an oxide layer having a trench wherein a conductive plug is formed from a first material and in the trench, wherein the plug is in electrical contact with an active area of the semiconductor device, the electrode comprising: a) a first conductive layer formed from a second material substantially within the trench and proximate the plug wherein the second material is not identical to the first material; and b) a second conductive layer formed substantially outside the trench and overlying said first conductive layer, said first and said second conductive layers being in electrical contact with one another to form said electrode.
Claim 2
Dependent Claim
111 words
An electrode in a semiconductor device the electrode proximate an oxide layer having a trench wherein a conductive plug is formed from a first material and in the trench, wherein the plug is in electrical contact with an active area of the semiconductor device, the electrode comprising: a) a first conductive layer formed from a second material substantially within the trench and proximate the plug wherein the second material is not identical to the first material; and b) a second conductive layer formed substantially outside the trench and overlying said first conductive layer, said first and said second conductive layers being in electrical contact with one another to form said electrode.
Claim 3
Dependent Claim
84 words
A dynamic random access memory device, comprising: an oxide layer having a trench therein; a conductive plug formed in the trench; an electrode having; a) a first conductive layer formed of a material different from that of the conductive plug and substantially within the trench and overlying the plug; and b) a second conductive layer formed substantially outside the trench and overlying said first conductive layer, said first and said second conductive layers being in electrical contact with one another to form said electrode.
Claim 4
Dependent Claim
84 words
A dynamic random access memory device, comprising: an oxide layer having a trench therein; a conductive plug formed in the trench; an electrode having; a) a first conductive layer formed of a material different from that of the conductive plug and substantially within the trench and overlying the plug; and b) a second conductive layer formed substantially outside the trench and overlying said first conductive layer, said first and said second conductive layers being in electrical contact with one another to form said electrode.
Claim 5
Dependent Claim
15 words
The dynamic random access memory device as specified in claim 2, further comprising a transistor.
Claim 6
Dependent Claim
112 words
A capacitor in a semiconductor device, the capacitor proximate an oxide layer having a trench therein and a conductive plug formed substantially within the trench, the capacitor comprising a first electrode proximate a cell plate electrode, the first electrode having: a) a first conductive layer formed substantially within the trench and overlying the conductive plug wherein the first conductive layer is formed from a first material and the plug is formed from a second material not identical to the first material; and b) a second conductive layer formed substantially outside the trench and overlying said first conductive layer, said first and said second conductive layers being in electrical contact with one another.
Claim 7
Dependent Claim
112 words
A capacitor in a semiconductor device, the capacitor proximate an oxide layer having a trench therein and a conductive plug formed substantially within the trench, the capacitor comprising a first electrode proximate a cell plate electrode, the first electrode having: a) a first conductive layer formed substantially within the trench and overlying the conductive plug wherein the first conductive layer is formed from a first material and the plug is formed from a second material not identical to the first material; and b) a second conductive layer formed substantially outside the trench and overlying said first conductive layer, said first and said second conductive layers being in electrical contact with one another.
Claim 8
Dependent Claim
25 words
The capacitor as specified in claim 4, further comprising a dielectric layer overlying said second layer wherein the cell plate electrode overlies said dielectric layer.
Claim 9
Dependent Claim
99 words
A dynamic random access memory device, comprising: a main layer having a trench therein; a plug formed in the trench; a capacitor which comprises: a) a first conductive layer formed substantially within the trench and overlying the plug; and b) a second conductive layer formed substantially outside the trench and overlying said first layer, said first and said second conductive layers being in electrical contact with one another to form an electrode of said capacitor overlying said first layer, said first and second conductive layers being in electrical contact with one another to form an electrode of said capacitor.
Claim 10
Dependent Claim
99 words
A dynamic random access memory device, comprising: a main layer having a trench therein; a plug formed in the trench; a capacitor which comprises: a) a first conductive layer formed substantially within the trench and overlying the plug; and b) a second conductive layer formed substantially outside the trench and overlying said first layer, said first and said second conductive layers being in electrical contact with one another to form an electrode of said capacitor overlying said first layer, said first and second conductive layers being in electrical contact with one another to form an electrode of said capacitor.
Claim 11
Dependent Claim
31 words
The dynamic random access memory device as specified in claim 6, further comprising: a) a dielectric layer overlying said second layer; and b) a cell plate electrode overlying said dielectric layer.
Claim 12
Dependent Claim
15 words
The dynamic random access memory device as specified in claim 6, further comprising a transistor.
References Cited (Backward Citations)
US4910578A
Cited
US4903110A
Cited
US4782309A
Cited
US5189503A
Cited
US5387532A
Cited
US5099305A
Cited
US5049975A
Cited
US5134451A
Cited
US5005102A
Cited
US4982309A
Cited
US5053917A
Cited
US5293510A
Cited
US5098860A
Cited
US5396094A
Cited
US5053351A
Cited
US5168073A
Cited
US5401680A
Cited
US5391511A
Cited
US5162248A
Cited
US5335138A
Cited
US5381302A
Cited
US5392189A
Cited
US5506166A
Cited
US5340765A
Cited
US5631804A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-27 | 2003-03-29 | 2003-09-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-27 | 2007-03-29 | 2007-09-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-27 | 2011-03-29 | 2011-09-28 | $7700.00 | Window Closed / Lapsed |