US5401680A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming a ceramic oxide capacitor having barrier layers
Assignee: National Semiconductor Corp
•
Filing: 1992-02-18
•
Granted: 1995-03-28
•
Expires: 2012-02-18
Abstract
Abstract An electrical ceramic oxide capacitor utilizable in an integrated circuit memory device, and a method for making same is presented. A transistor is fabricated on a semiconductor substrate according to conventional techniques. A diffusion barrier is deposited over the transistor to protect it from subsequent process steps. Metal contacts are formed to contact the active transistor regions in the substrate, and additional barriers are formed to insulate the metal contacts. In a vertical embodiment, the barriers above the metal contacts can serve as bottom electrodes for the capacitor. In a lateral embodiment, the barriers on the side of the metal contacts serve as electrodes for the capacitor. Electrical ceramic oxide material is deposited between the electrode plates.
Inventors
- 👤 Norman E. Abt
- 👤 Reza Moazzami
- 👤 Yoav Nissan-Cohen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 01:33
CPC Classifications
H; H10; H10B; H10B53/00; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/682; H10D1/692
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
163 words
A method for making an electrical ceramic oxide capacitor together with an integrated circuit device, comprising: first forming an integrated circuit device having at least one active region therein; then forming a dielectric layer over the integrated circuit device; then forming a first barrier over the dielectric layer, said first barrier protecting against diffusion therethrough; then forming an interconnect comprised of refractory metal through the diffusion barrier and the dielectric layer to contact the active region, said interconnect having a top and sidewalls exposed above the first barrier; then forming a second barrier on the top of the interconnect, said second barrier protecting against reaction with electrical ceramic oxide material and acting as a first electrode; then forming a third barrier on the sidewalls of the interconnect, said third barrier protecting against reaction with electrical ceramic oxide material; then forming a layer of electrical ceramic oxide material over the first electrode; and then forming a second electrode over the electrical ceramic oxide layer.
Claim 2
Independent Claim
163 words
A method for making an electrical ceramic oxide capacitor together with an integrated circuit device, comprising: first forming an integrated circuit device having at least one active region therein; then forming a dielectric layer over the integrated circuit device; then forming a first barrier over the dielectric layer, said first barrier protecting against diffusion therethrough; then forming an interconnect comprised of refractory metal through the diffusion barrier and the dielectric layer to contact the active region, said interconnect having a top and sidewalls exposed above the first barrier; then forming a second barrier on the top of the interconnect, said second barrier protecting against reaction with electrical ceramic oxide material and acting as a first electrode; then forming a third barrier on the sidewalls of the interconnect, said third barrier protecting against reaction with electrical ceramic oxide material; then forming a layer of electrical ceramic oxide material over the first electrode; and then forming a second electrode over the electrical ceramic oxide layer.
Claim 3
Dependent Claim
23 words
The method of claim 1, wherein the step of forming the first barrier comprises depositing titanium at low temperature and oxidizing the titanium.
Claim 4
Dependent Claim
23 words
The method of claim 1, wherein the step of forming the first barrier comprises depositing a layer of silicon nitride, then depositing titanium.
Claim 5
Dependent Claim
70 words
The method of claim 1, wherein the steps of forming an interconnect and forming a second barrier comprise: masking and etching a contact window through the first barrier to the active region; depositing a layer of refractory metal over the first barrier and into the contact window to contact the active region; depositing a layer of ruthenium over the metal layer; and masking and etching the metal and ruthenium layers.
Claim 6
Dependent Claim
60 words
The method of claim 1, wherein the step for forming a plurality of an interconnect comprises: masking and etching a contact window through the first barrier to the active region; depositing a layer of refractory metal over the first barrier and into the contact window to contact the active region; masking and etching the metal layer to form an interconnect.
Claim 7
Dependent Claim
30 words
The method of claim 5, wherein the step for forming a second barrier comprises: depositing a layer of ruthenium over the metal layer; and masking and etching the ruthenium layer.
References Cited (Backward Citations)
US5046043A
Cited
US5140389A
Cited
US5005102A
Cited
US5006481A
Cited
US5116776A
Cited
DE4107165A1
Cited
EP0469934A2
Cited
US5119154A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-03-27 | 1998-09-26 | 1999-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-03-27 | 2002-09-26 | 2003-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-03-27 | 2006-09-26 | 2007-03-28 | $7700.00 | Window Closed / Lapsed |