US5046043A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ferroelectric capacitor and memory cell including barrier and isolation layers
Assignee: COLUMBINE VENTURE FUND Ltd 5613 DTC PARKWAY SUITE 510 ENGLEWOOD COLORADO 80111
•
Filing: 1987-10-08
•
Granted: 1991-09-03
•
Expires: 2007-10-08
Abstract
Abstract A ferroelectric capacitor structure is designed for fabrication together with MOS devices on a semiconductor substrate. The ferroelectric capacitor includes a diffusion barrier layer above the surface of the substrate for preventing the materials of the ferroelectric capcacitor from contaminating the substrate or MOS devices. The ferroelectric capacitor comprises a bottom electrode, a thin film ferroelectric layer and a top electrode. An interlayer dielectric is formed to cover portions of the ferroelectric thin film and provide an opening therethrough for the top electrode. A ferroelectric memory cell comprises a field effect transistor together with a ferroelectric capacitor fabricated on a semiconductor substrate. In one configuration, the ferroelectric capacitor is offset from the field effect transistor, while in another configuration, the ferroelectric capacitor is substantially above the field effect transistor to provide greater density.
Inventors
- 👤 William D. Miller
- 👤 Joseph T. Evans
- 👤 Wayne I. Kinney
- 👤 William H. Shepherd
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:48
CPC Classifications
H; H10; H10B; H10B53/00
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
118 words
A ferroelectric capacitor structure for integrated fabrication with a metal-oxide-semiconductor (MOS) device on a semiconductor substrate, comprising: a dielectric layer formed on a surface of said substrate; a diffusion barrier layer formed on a surface of said dielectric layer; an isolation layer formed on a surface of said diffusion barrier layer; a bottom electrode formed on a surface of said isolation layer; a layer of ferroelectric material formed on a surface of said bottom electrode; and, a top electrode formed on a surface of said ferroelectric layer, wherein said bottom electrode, said ferroelectric layer, and said top electrode define said ferroelectric capacitor, and said diffusion barrier layer prevents contamination of said substrate by material of said ferroelectric layer.
Claim 2
Dependent Claim
118 words
A ferroelectric capacitor structure for integrated fabrication with a metal-oxide-semiconductor (MOS) device on a semiconductor substrate, comprising: a dielectric layer formed on a surface of said substrate; a diffusion barrier layer formed on a surface of said dielectric layer; an isolation layer formed on a surface of said diffusion barrier layer; a bottom electrode formed on a surface of said isolation layer; a layer of ferroelectric material formed on a surface of said bottom electrode; and, a top electrode formed on a surface of said ferroelectric layer, wherein said bottom electrode, said ferroelectric layer, and said top electrode define said ferroelectric capacitor, and said diffusion barrier layer prevents contamination of said substrate by material of said ferroelectric layer.
Claim 3
Dependent Claim
17 words
The ferroelectric capacitor structure as recited in claim 1, wherein said diffusion barrier layer comprises silicon nitride.
Claim 4
Dependent Claim
34 words
The ferroelectric capacitor structure as recited in claim 1, wherein said ferroelectric material is formed on said bottom electrode and over an edge thereof so as to be in contact with said isolation layer.
Claim 5
Dependent Claim
25 words
The ferroelectric capacitor structure as recited in claim 1, wherein said bottom electrode comprises a bottom layer of titanium and a top layer of platinum.
Claim 6
Dependent Claim
126 words
A ferroelectric capacitor structure for fabrication on a semiconductor substrate, comprising: a dielectric layer formed on a surface of said substrate; a diffusion barrier layer formed on a surface of said dielectric layer; an isolation layer formed on a surface of said diffusion barrier layer; a bottom electrode formed on a portion of a surface of said isolation layer; a ferroelectric layer formed partially on the surface of said isolation layer and partially on the surface of said bottom electrode, wherein said isolation layer prevents contact between said diffusion barrier layer and said ferroelectric layer, said diffusion barrier layer prevents diffusion of material of said ferroelectric layer into said dielectric layer or said substrate; and a top electrode formed on a surface of said ferroelectric layer.
Claim 7
Dependent Claim
126 words
A ferroelectric capacitor structure for fabrication on a semiconductor substrate, comprising: a dielectric layer formed on a surface of said substrate; a diffusion barrier layer formed on a surface of said dielectric layer; an isolation layer formed on a surface of said diffusion barrier layer; a bottom electrode formed on a portion of a surface of said isolation layer; a ferroelectric layer formed partially on the surface of said isolation layer and partially on the surface of said bottom electrode, wherein said isolation layer prevents contact between said diffusion barrier layer and said ferroelectric layer, said diffusion barrier layer prevents diffusion of material of said ferroelectric layer into said dielectric layer or said substrate; and a top electrode formed on a surface of said ferroelectric layer.
Claim 8
Dependent Claim
16 words
A ferroelectric capacitor structure as recited in claim 5, wherein said isolation layer is titanium dioxide.
Claim 9
Dependent Claim
23 words
A ferroelectric capacitor structure as recited in claim 6, wherein said ferroelectric layer comprises PLZT and said diffusion barrier layer comprises silicon nitride.
Claim 10
Dependent Claim
137 words
A ferroelectric capacitor structure for integrated fabrication with MOS devices on a semiconductor substrate, comprising: a dielectric layer formed on said semiconductor substrate; a barrier layer formed on said dielectric layer for preventing diffusion of ferroelectric material therethrough; an isolation layer formed on said barrier layer for providing electrical isolation with respect to said barrier layer; a bottom conductive electrode formed on said isolation layer, said bottom electrode defining a bottom plate of said ferroelectric capacitor structure; a layer of ferroelectric material formed on said bottom electrode, said ferroelectric material defining a polarizable dielectric of said ferroelectric capacitor structure; a top conductive electrode formed on said ferroelectric material layer, said top electrode defining a top plate of said ferroelectric capacitor structure; and conductive interconnect paths for interconnecting the top and bottom electrodes to a respective MOS device.
Claim 11
Dependent Claim
137 words
A ferroelectric capacitor structure for integrated fabrication with MOS devices on a semiconductor substrate, comprising: a dielectric layer formed on said semiconductor substrate; a barrier layer formed on said dielectric layer for preventing diffusion of ferroelectric material therethrough; an isolation layer formed on said barrier layer for providing electrical isolation with respect to said barrier layer; a bottom conductive electrode formed on said isolation layer, said bottom electrode defining a bottom plate of said ferroelectric capacitor structure; a layer of ferroelectric material formed on said bottom electrode, said ferroelectric material defining a polarizable dielectric of said ferroelectric capacitor structure; a top conductive electrode formed on said ferroelectric material layer, said top electrode defining a top plate of said ferroelectric capacitor structure; and conductive interconnect paths for interconnecting the top and bottom electrodes to a respective MOS device.
Claim 12
Dependent Claim
34 words
The ferroelectric capacitor structure as recited in claim 8, wherein said ferroelectric material is formed on said bottom electrode and over an edge thereof so as to be in contact with said isolation layer.
Claim 13
Dependent Claim
25 words
The ferroelectric capacitor structure as recited in claim 8, wherein said bottom electrode comprises a bottom layer of titanium and a top layer of platinum.
Claim 14
Dependent Claim
16 words
The ferroelectric capacitor structure as recited in claim 8, wherein said barrier layer comprises silicon nitride.
Claim 15
Dependent Claim
16 words
The ferroelectric capacitor structure as recited in claim 8, wherein said isolation layer comprises titanium dioxide.
Claim 16
Dependent Claim
26 words
The ferroelectric capacitor structure as recited in claim 8, wherein said conductive interconnects comprise a bottom layer of titanium nitride and a top layer of aluminum.
Claim 17
Dependent Claim
15 words
The ferroelectric capacitor structure as recited in claim 8, wherein said semiconductor substrate comprises silicon.
References Cited (Backward Citations)
US3691535A
Cited
US3832700A
Cited
US4707897A
Cited
US4144591A
Cited
US4471405A
Cited
WO1986004447A1
Cited
US4860254A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-02 | 1995-03-04 | 1995-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-02 | 1999-03-04 | 1999-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-02 | 2003-03-04 | 2003-09-03 | $7700.00 | Window Closed / Lapsed |