US5936908A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for an antifuse bank
Assignee: Micron Technology Inc
•
Filing: 1998-09-01
•
Granted: 1999-08-10
•
Expires: 2018-09-01
Abstract
Abstract An antifuse bank (200) for an integrated circuit. The antifuse bank (200) includes a plurality of word lines (246) and digit lines (244) disposed to form an array. The antifuse bank (200) also includes a plurality of antifuse cells (230). Each antifuse cell (230) includes an antifuse (242) that is programmable to one of two fixed states. Each antifuse cell (230) also includes an access device (240) coupled to one of the word lines (246) and one of the digit lines (244) and coupled to the antifuse (242) of the antifuse cell (230). The antifuse bank (200) further includes an addressing circuit (248, 250) coupled to the array that selects an antifuse (242) of the array to be accessed. The antifuse bank (200) also includes a sensing circuit (228) coupled to the array that senses the state of the selected antifuse (242).
Inventors
- 👤 Daniel R. Loughmiller
- 👤 Kevin G. Duesman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 16:14
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/14; G11C17/16
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
71 words
A method for testing unprogrammed cells of an antifuse array, comprising: establishing a first voltage on a cell plate which is a common node to each of the unprogrammed cells of the antifuse array; sequentially establishing a second, different voltage on the word lines of the antifuse array; monitoring the voltage on the digit lines of the array; and identifying defective cells based on the monitored voltage of the digit lines.
Claim 2
Independent Claim
71 words
A method for testing unprogrammed cells of an antifuse array, comprising: establishing a first voltage on a cell plate which is a common node to each of the unprogrammed cells of the antifuse array; sequentially establishing a second, different voltage on the word lines of the antifuse array; monitoring the voltage on the digit lines of the array; and identifying defective cells based on the monitored voltage of the digit lines.
Claim 3
Dependent Claim
24 words
The method of claim 1, wherein establishing a first voltage on a cell plate comprises establishing a low logic level on the cell plate.
Claim 4
Dependent Claim
26 words
The method of claim 1, wherein sequentially establishing a second, different voltage on the word lines comprises establishing a high logic level on the word lines.
Claim 5
Dependent Claim
28 words
The method of claim 1, monitoring the voltage on the digit lines comprises determining whether the digit line has a high logic level or a low logic level.
Claim 6
Dependent Claim
22 words
The method of claim 1, wherein identifying defective cells comprises identifying cells that drive the digit line to a low logic level.
Claim 7
Dependent Claim
15 words
The method of claim 1, and further comprising isolating the defective cells during normal operation.
Claim 8
Dependent Claim
22 words
The method of claim 6, wherein isolating the defective cells comprises grounding word lines associated with the defective cells during normal operation.
Claim 9
Independent Claim
105 words
A method for shorting an antifuse of a selected cell of an antifuse array, comprising: establishing a first voltage on the word line for the selected cell to activate an access transistor for the selected cell; establishing a second voltage on a digit line coupled to the selected cell to provide a voltage level to a first node of the antifuse; establishing a third voltage on the word lines that are not associated with the selected cell; establishing a fourth voltage on the digit lines that are not associated with the selected cell; and applying a voltage pulse to a second node of the antifuse.
Claim 10
Independent Claim
105 words
A method for shorting an antifuse of a selected cell of an antifuse array, comprising: establishing a first voltage on the word line for the selected cell to activate an access transistor for the selected cell; establishing a second voltage on a digit line coupled to the selected cell to provide a voltage level to a first node of the antifuse; establishing a third voltage on the word lines that are not associated with the selected cell; establishing a fourth voltage on the digit lines that are not associated with the selected cell; and applying a voltage pulse to a second node of the antifuse.
Claim 11
Dependent Claim
24 words
The method of claim 8, wherein establishing a first voltage on the word line comprises establishing a high logic level on the word line.
Claim 12
Dependent Claim
24 words
The method of claim 8, wherein establishing a second voltage on the digit line comprises establishing a low logic level on the digit line.
Claim 13
Dependent Claim
21 words
The method of claim 8, wherein establishing a third voltage level comprises establishing a low logic level on the word lines.
Claim 14
Dependent Claim
17 words
The method of claim 8, wherein establishing a fourth voltage level comprises establishing a high logic level.
Claim 15
Dependent Claim
20 words
The method of claim 8, wherein applying a voltage pulse comprises applying a voltage pulse with a high logic level.
Claim 16
Dependent Claim
28 words
The method of claim 8, wherein applying a voltage pulse comprises applying a voltage pulse to a node common to a plurality of antifuses of the antifuse array.
Claim 17
Independent Claim
51 words
A method of determining an operational margin of a programmed array of antifuses, comprising: establishing a first voltage on a node common to each antifuse of the array within normal operating range; varying the voltage on the common node; and monitoring the voltage on the digit lines of the antifuse array.
Claim 18
Independent Claim
51 words
A method of determining an operational margin of a programmed array of antifuses, comprising: establishing a first voltage on a node common to each antifuse of the array within normal operating range; varying the voltage on the common node; and monitoring the voltage on the digit lines of the antifuse array.
Claim 19
Independent Claim
16 words
The method of step 15, wherein varying the voltage on the common node is performed incrementally.
Claim 20
Independent Claim
16 words
The method of step 15, wherein varying the voltage on the common node is performed incrementally.
Claim 21
Dependent Claim
23 words
The method of claim 15, wherein establishing a first voltage comprises establishing a low voltage level on the node common to each antifuse.
Claim 22
Dependent Claim
20 words
The method of claim 15, wherein varying the voltage comprises increasing the voltage on the node common to each antifuse.
Claim 23
Independent Claim
82 words
A method for reading data from a selected cell of an antifuse array, comprising: establishing a first voltage on a digit line that is coupled to the selected cell; establishing a second, different voltage on the cell plate of the antifuse array; establishing an activation voltage on the word line associated with the selected cell; and monitoring the voltage on the digit line with a sensing circuit coupled to the digit line to determine the state of an antifuse of the cell.
Claim 24
Independent Claim
82 words
A method for reading data from a selected cell of an antifuse array, comprising: establishing a first voltage on a digit line that is coupled to the selected cell; establishing a second, different voltage on the cell plate of the antifuse array; establishing an activation voltage on the word line associated with the selected cell; and monitoring the voltage on the digit line with a sensing circuit coupled to the digit line to determine the state of an antifuse of the cell.
Claim 25
Dependent Claim
29 words
The method of claim 19, wherein establishing a first voltage on a digit line comprises establishing a high voltage level on the digit line with a long L device.
Claim 26
Dependent Claim
16 words
The method of claim 19, wherein establishing a second, different voltage comprises grounding the cell plate.
Claim 27
Dependent Claim
125 words
An antifuse bank for an integrated circuit, the antifuse bank comprising: a plurality of word and digit lines disposed to form an array; a cell plate; a plurality of antifuse cells, each antifuse cell including: an access device coupled to one of the word lines and one of the digit lines; an antifuse that is programmable from a first state to a second state, the antifuse having a first node coupled to the access device and a second node coupled to the cell plate; a row decoder and a column decoder coupled to the array that selects an antifuse of the array to be accessed; and a sensing circuit coupled to the array that senses a voltage that indicates the state of the selected antifuse.
Claim 28
Dependent Claim
125 words
An antifuse bank for an integrated circuit, the antifuse bank comprising: a plurality of word and digit lines disposed to form an array; a cell plate; a plurality of antifuse cells, each antifuse cell including: an access device coupled to one of the word lines and one of the digit lines; an antifuse that is programmable from a first state to a second state, the antifuse having a first node coupled to the access device and a second node coupled to the cell plate; a row decoder and a column decoder coupled to the array that selects an antifuse of the array to be accessed; and a sensing circuit coupled to the array that senses a voltage that indicates the state of the selected antifuse.
Claim 29
Dependent Claim
16 words
The antifuse bank of claim 22, wherein a sensing circuit is coupled to each digit line.
Claim 30
Dependent Claim
21 words
The antifuse bank of claim 22, wherein each antifuse associated with a common digit line is programmed to the same state.
Claim 31
Dependent Claim
25 words
The antifuse bank of claim 22, wherein the antifuse of each antifuse cell comprises a capacitive element, wherein the capacitance does not exceed 25 nanofarads.
References Cited (Backward Citations)
US4546455A
Cited
US5008855A
Cited
US5194759A
Cited
US5299152A
Cited
US5315553A
Cited
US5241496A
Cited
US5331196A
Cited
US5110754A
Cited
US5324681A
Cited
US5200652A
Cited
US5233206A
Cited
US5257222A
Cited
US5148391A
Cited
US5257225A
Cited
US5313424A
Cited
US5272388A
Cited
US5424988A
Cited
US5371414A
Cited
US5379250A
Cited
US5426614A
Cited
US5444290A
Cited
US5657280A
Cited
US5495436A
Cited
US5513144A
Cited
US5812468A
Cited
US5642316A
Cited
US5724282A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-08-09 | 2003-02-08 | 2003-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-08-09 | 2007-02-08 | 2007-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-08-09 | 2011-02-08 | 2011-08-10 | $7700.00 | Window Closed / Lapsed |