Patent US5889436A successfully refreshed from Google Patents.
US5889436A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase locked loop fractional pulse swallowing frequency synthesizer
Assignee: National Semiconductor Corp
•
Filing: 1996-11-01
•
Granted: 1999-03-30
•
Expires: 2016-11-01
Abstract
Abstract A phase-locked loop (PLL) frequency synthesizer is described which incorporates a fractional pulse swallowing circuit. The fractional pulse swallowing circuit does not add or delete pulses but extends or shortens pulses by a fractional amount. This avoids large phase errors generated by a phase detector in the PLL. In the preferred embodiment, the PLL uses a voltage controlled oscillator (VCO) formed of a ring oscillator. The outputs of the stages of the ring oscillator are applied to input terminals of a multiplexer. The multiplexer is controlled at certain times to output a different tapped signal from the ring oscillator to effectively adjust the phase of the signal output from the multiplexer. By so controlling the multiplexer, fractional pulses are subtracted or added at intervals to either increase or decrease the average frequency of the signal output from the multiplexer. The output of the VCO is fed back to the input of a phase detector along with a reference frequency. Alternatively, the output of the pulse swallower, and not the VCO, provides the feedback signal for the phase detector.
Inventors
- 👤 Pak-Ho Yeung
- 👤 Kern Wai Wong
- 👤 Laurence D. Lewicki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:44
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/0995; H03L7/0996; H03L7/081; H03L7/16; H03L7/22; H03L7/23
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
190 words
A frequency synthesizer providing a synthesizer output frequency comprising: a phase detector having a first input terminal for receiving a reference frequency and a second input terminal for receiving a feedback frequency; a plurality of delay stages operating at an output frequency, each delay stage having a stage output terminal, each stage output terminal providing a signal at said output frequency but at a phase different from phases at other stage output terminals, an output of said phase detector controlling said output frequency; a tap selector having tap inputs connected to a plurality of said stage output terminals and having an output providing a signal corresponding to a selected tap; and a modulo-M counter, for counting pulses at said reference frequency connected to a control input of said tap selector for selecting a different one of said tap inputs of said tap selector upon detection of every M pulses at said reference frequency so as to control a phase of said output of said tap selector, said output of said tap selector providing a signal having an average frequency different from said output frequency of said plurality of delay stages.
Claim 2
Dependent Claim
190 words
A frequency synthesizer providing a synthesizer output frequency comprising: a phase detector having a first input terminal for receiving a reference frequency and a second input terminal for receiving a feedback frequency; a plurality of delay stages operating at an output frequency, each delay stage having a stage output terminal, each stage output terminal providing a signal at said output frequency but at a phase different from phases at other stage output terminals, an output of said phase detector controlling said output frequency; a tap selector having tap inputs connected to a plurality of said stage output terminals and having an output providing a signal corresponding to a selected tap; and a modulo-M counter, for counting pulses at said reference frequency connected to a control input of said tap selector for selecting a different one of said tap inputs of said tap selector upon detection of every M pulses at said reference frequency so as to control a phase of said output of said tap selector, said output of said tap selector providing a signal having an average frequency different from said output frequency of said plurality of delay stages.
Claim 3
Dependent Claim
23 words
The synthesizer of claim 1 wherein said output of said tap selector is applied to said second input terminal of said phase detector.
Claim 4
Dependent Claim
22 words
The synthesizer of claim 2 wherein said output of said tap selector is applied to said second input terminal via a divider.
Claim 5
Dependent Claim
29 words
The synthesizer of claim 1 wherein said output of said tap selector provides an input signal for a phase locked loop circuit whose output is a synthesizer output frequency.
Claim 6
Dependent Claim
23 words
The synthesizer of claim 1 wherein one of said stage output terminals is connected to said second input terminal of said phase detector.
Claim 7
Dependent Claim
12 words
The synthesizer of claim 1 wherein said tap selector is a multiplexer.
Claim 8
Dependent Claim
37 words
The synthesizer of claim 1 wherein said counter further comprises a means connected between an output of said counter and said control input of said tap selector for selecting other than adjacent ones of said tap inputs.
Claim 9
Dependent Claim
23 words
The synthesizer of claim 1 further comprising a filter connected between an output of said phase detector and said plurality of delay stages.
Claim 10
Dependent Claim
15 words
The synthesizer of claim 1 wherein said plurality of delay stages comprises a ring oscillator.
Claim 11
Dependent Claim
30 words
The synthesizer of claim 1 wherein an output of said phase detector controls a delay by each of said delay stages to control said output frequency of said delay stages.
Claim 12
Dependent Claim
16 words
The synthesizer of claim 1 wherein said synthesizer output frequency is greater than said reference frequency.
Claim 13
Dependent Claim
16 words
The synthesizer of claim 1 wherein said synthesizer output frequency is less than said reference frequency.
Claim 14
Dependent Claim
231 words
A frequency synthesizer providing a synthesizer output frequency comprising: a phase detector having a first input terminal for receiving a reference frequency and a second input terminal for receiving a feedback frequency; a plurality of delay stages operating at an output frequency, each delay stage having a stage output terminal, each stage output terminal providing a signal at said output frequency but at a phase different from phases at other stage output terminals, an output of said phase detector controlling said output frequency; a tap selector having tap inputs connected to a plurality of said stage output terminals and having an output providing a signal corresponding to a selected tap; and a controller connected to a control input of said tap selector for selecting a different one of said tap inputs of said tap selector upon detection of every M pulses of a signal so as to control a phase of said output of said tap selector, said output of said tap selector providing a signal having an average frequency different from said output frequency of said plurality of delay stages, wherein a fixed one of said stage output terminals provides the synthesizer output frequency, wherein said controller comprises a modulo-M counter and a shift register connected between an output of said counter and said control input of said tap selector for selecting other than adjacent ones of said tap inputs.
Claim 15
Dependent Claim
231 words
A frequency synthesizer providing a synthesizer output frequency comprising: a phase detector having a first input terminal for receiving a reference frequency and a second input terminal for receiving a feedback frequency; a plurality of delay stages operating at an output frequency, each delay stage having a stage output terminal, each stage output terminal providing a signal at said output frequency but at a phase different from phases at other stage output terminals, an output of said phase detector controlling said output frequency; a tap selector having tap inputs connected to a plurality of said stage output terminals and having an output providing a signal corresponding to a selected tap; and a controller connected to a control input of said tap selector for selecting a different one of said tap inputs of said tap selector upon detection of every M pulses of a signal so as to control a phase of said output of said tap selector, said output of said tap selector providing a signal having an average frequency different from said output frequency of said plurality of delay stages, wherein a fixed one of said stage output terminals provides the synthesizer output frequency, wherein said controller comprises a modulo-M counter and a shift register connected between an output of said counter and said control input of said tap selector for selecting other than adjacent ones of said tap inputs.
References Cited (Backward Citations)
US3928813A
Cited
US3959737A
Cited
US4179670A
Cited
US4303893A
Cited
US4458329A
Cited
US4409564A
Cited
US4492936A
Cited
US4468632A
Cited
US4584695A
Cited
US4573176A
Cited
US4686488A
Cited
US4800342A
Cited
US4586005A
Cited
US4815018A
Cited
US4816774A
Cited
US4918405A
Cited
US5059924A
Cited
US5038120A
Cited
US5124670A
Cited
US5018169A
Cited
US5079521A
Cited
US5038117A
Cited
USRE34831E
Cited
US5055800A
Cited
US5068628A
Cited
US5202642A
Cited
US5233316A
Cited
US5267189A
Cited
US5224132A
Cited
US5166642A
Cited
US5355037A
Cited
US5389898A
Cited
US5305362A
Cited
US5424687A
Cited
US5448191A
Cited
US5394116A
Cited
US5629651A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-29 | 2002-09-28 | 2003-03-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-29 | 2006-09-28 | 2007-03-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-29 | 2010-09-28 | 2011-03-30 | $7700.00 | Window Closed / Lapsed |