US4573176A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fractional frequency divider
Assignee: RCA Corp
•
Filing: 1983-11-18
•
Granted: 1986-02-25
•
Expires: 2003-11-18
Abstract
Abstract A fractional divider which functions as a prescaler in a phase lock loop-based frequency synthesizer provides a selectable prescaling factor to the divide-by-N programmable divider. The prescaling factor can assume either the value 2 or 2+1/N. The fractional division, occurring in front of the programmable divider, permits a periodic signal to be generated by that device, while recapturing the frequencies lost to prescaling. When operating in the divide-by-(2+1/N) mode, the fractional divider drops one input clock pulse each time the output signal of the programmable divider assumes a predetermined binary state.
Inventors
- 👤 Richard O. Yeager
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:53
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/667; H03K23/68; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/197; H03L7/1974
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
218 words
An apparatus responsive to an input clock signal of frequency f for generating periodic pulses of frequency f/(2N+1), where N is an integer, said apparatus comprising: first divider means having an input terminal and an output terminal for providing at said output terminal a signal comprising periodic pulses at a frequency rate which is the Nth division of the frequency of a signal applied at said input terminal; second divider means for generating an output signal of frequency f/(2+1/N), said second divider means including a divide-by-two circuit and an inhibiting circuit, said divide-by-two circuit having first and second input terminals and an output terminal, said divide-by-two circuit being responsive at said first input terminal thereof to particular transitions of said input clock signal for generating signal transitions at said divide by two circuit output terminal said inhibiting circuit being responsive to particular transitions of said signal comprising periodic pulses for generating inhibiting signal pulses, said divide-by-two circuit being responsive at said second input terminal thereof to said inhibiting signal, such that each of said inhibiting signal pulses prevents one of said particular transitions of said input clock signal from generating a signal transition at said output terminal of said divide-by-two circuit; and means for coupling said second divider means output signal to said first divider means input terminal.
Claim 2
Independent Claim
218 words
An apparatus responsive to an input clock signal of frequency f for generating periodic pulses of frequency f/(2N+1), where N is an integer, said apparatus comprising: first divider means having an input terminal and an output terminal for providing at said output terminal a signal comprising periodic pulses at a frequency rate which is the Nth division of the frequency of a signal applied at said input terminal; second divider means for generating an output signal of frequency f/(2+1/N), said second divider means including a divide-by-two circuit and an inhibiting circuit, said divide-by-two circuit having first and second input terminals and an output terminal, said divide-by-two circuit being responsive at said first input terminal thereof to particular transitions of said input clock signal for generating signal transitions at said divide by two circuit output terminal said inhibiting circuit being responsive to particular transitions of said signal comprising periodic pulses for generating inhibiting signal pulses, said divide-by-two circuit being responsive at said second input terminal thereof to said inhibiting signal, such that each of said inhibiting signal pulses prevents one of said particular transitions of said input clock signal from generating a signal transition at said output terminal of said divide-by-two circuit; and means for coupling said second divider means output signal to said first divider means input terminal.
Claim 3
Dependent Claim
32 words
The apparatus according to claim 1 wherein said first divider means includes frequency select input terminals whereby input signals applied to said frequency select input terminals selectably determine the value of N.
Claim 4
Dependent Claim
23 words
The apparatus according to claim 2 further including controller means coupled to said frequency select input terminals for providing said input signals thereto.
Claim 5
Dependent Claim
28 words
The apparatus according to claim 1 wherein said second divider means alternatively generates an output signal of frequency f/2, said apparatus consequently generating periodic pulses of frequency f/2N.
Claim 6
Dependent Claim
31 words
The apparatus according to claim 4 further including means coupled to said second divider means for selecting, as between f/(2N+1) and f/2N, the frequency of periodic pulses generated by said apparatus.
Claim 7
Dependent Claim
24 words
The apparatus according to claim 5 wherein said means for selecting the frequency of periodic pulses generated by said apparatus includes a process controller.
Claim 8
Dependent Claim
42 words
The apparatus according to claim 1 wherein said first divider is limited in its frequency response to signals applied to said input terminal, said first divider being unresponsive to signals of frequency f but responsive to signals of frequency f/2 and lower.
Claim 9
Independent Claim
314 words
An apparatus responsive to a reference signal of a predetermined first frequency for providing an output signal of a second greater frequency, said apparatus comprising: an oscillator having an input terminal and responsive to the voltage level thereat for generating said output signal of said second frequency; means for dividing the frequency of said output signal by 2N+1, where N is an integer; means responsive to the phase difference between said frequency-divided output signal and said reference signal for generating a control signal; and means for coupling said control signal to said oscillator input terminal; said dividing means comprising first and second dividers, said first divider having an input terminal and an output terminal for providing at said output terminal a signal comprising periodic pulses at a frequency rate which is the Nth division of the frequency of a signal applied at said input terminal of said first divider, said second divider generating a signal having a frequency which is said second frequency divided by 2+1/N, said second divider including a divide-by-two circuit having first and second input terminals and an output terminal, said divide-by-two circuit being responsive at said first input terminal thereof to particular transitions of said output signal of said second frequency for generating signal transitions at said divide by two circuit output terminal, said second divider further including an inhibiting circuit responsive to particular transitions of said signal comprising periodic pulses for generating inhibiting signal pulses, said divide-by-two circuit being responsive at said second input terminal thereof to said inhibiting signal, such that each of said inhibiting signal pulses prevents one of said particular transitions of said output signal of said second frequency from generating a signal transition at said output terminal of said divide-by-two circuit; said dividing means further comprising means for coupling the signal at said output terminal of said divide-by-two circuit to said first divider input terminal.
Claim 10
Independent Claim
314 words
An apparatus responsive to a reference signal of a predetermined first frequency for providing an output signal of a second greater frequency, said apparatus comprising: an oscillator having an input terminal and responsive to the voltage level thereat for generating said output signal of said second frequency; means for dividing the frequency of said output signal by 2N+1, where N is an integer; means responsive to the phase difference between said frequency-divided output signal and said reference signal for generating a control signal; and means for coupling said control signal to said oscillator input terminal; said dividing means comprising first and second dividers, said first divider having an input terminal and an output terminal for providing at said output terminal a signal comprising periodic pulses at a frequency rate which is the Nth division of the frequency of a signal applied at said input terminal of said first divider, said second divider generating a signal having a frequency which is said second frequency divided by 2+1/N, said second divider including a divide-by-two circuit having first and second input terminals and an output terminal, said divide-by-two circuit being responsive at said first input terminal thereof to particular transitions of said output signal of said second frequency for generating signal transitions at said divide by two circuit output terminal, said second divider further including an inhibiting circuit responsive to particular transitions of said signal comprising periodic pulses for generating inhibiting signal pulses, said divide-by-two circuit being responsive at said second input terminal thereof to said inhibiting signal, such that each of said inhibiting signal pulses prevents one of said particular transitions of said output signal of said second frequency from generating a signal transition at said output terminal of said divide-by-two circuit; said dividing means further comprising means for coupling the signal at said output terminal of said divide-by-two circuit to said first divider input terminal.
Claim 11
Dependent Claim
31 words
The apparatus according to claim 8 wherein said first divider includes frequency select input terminals whereby input signals applied to said frequency select input terminals selectably determine the value of N.
Claim 12
Dependent Claim
23 words
The apparatus according to claim 9 further including controller means coupled to said frequency select input terminals for providing said input signals thereto.
Claim 13
Dependent Claim
38 words
The apparatus according to claim 8 wherein said second divider alternatively generates a signal having frequency which is said second frequency divided by two, said means for dividing consequently dividing the frequency of said output signal by 2N.
Claim 14
Dependent Claim
28 words
The apparatus according to claim 11 further including means coupled to said second divider for selecting, as between 2N+1 and 2N, the division factor of said dividing means.
Claim 15
Dependent Claim
22 words
The apparatus according to claim 12 wherein said means for selecting the division factor of said dividing means includes a process controller.
Claim 16
Dependent Claim
51 words
The apparatus according to claim 8 wherein said first divider is limited in its frequency response to signals applied to said input terminal, said first divider being unresponsive to signals of said second frequency but responsive to signals of frequency equal to or less than said second frequency divided by two.
References Cited (Backward Citations)
US3446947A
Cited
US3769597A
Cited
JPS5633734A
Cited
JPS5718129A
Cited
US4423381A
Cited
US4468797A
Cited
GB2095444A
Cited
US4409564A
Cited
US4406014A
Cited
US4399549A
Cited
US4468632A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-02-24 | 1989-08-26 | 1990-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-02-24 | 1993-08-26 | 1994-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-02-24 | 1997-08-26 | 1998-02-25 | $7700.00 | Window Closed / Lapsed |