US5055800A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fractional n/m synthesis
Assignee: Quarterhill Inc
•
Filing: 1990-04-30
•
Granted: 1991-10-08
•
Expires: 2010-04-30
Abstract
Abstract A frequency synthesizer having a frequency divider and a frequency multiplier in the feedback loop is disclosed. The minimum frequency separation between two adjacent synthesized channels is equal to the reference frequency divided by the multiplication ratio of the multiplier. The division ratio of the frequency divider, which can be analyzed as the sum of an integer and a fractional portion, is varied with time by a digital sequence, resulting in a minimum frequency increment equal to a fraction of the reference frequency. The multiplier acts to reduce the nonlinearities of the frequency synthesizer when the fractional portion of the division ratio causes a large variation in the instantaneous division ratio by reducing the effective division ratio of the loop.
Inventors
- 👤 Gregory Black
- 👤 Alexander W. Hietala
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:42
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/197; H03L7/1974; H03L7/1976; H03L7/20; H03L2207/00; H03L2207/10
Claims Analysis
Total Claims: 37
Claim 1
Independent Claim
105 words
A frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the frequency synthesizer comprising: means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for frequency multiplying said frequency divided signal to produce a frequency divided and multiplied signal; and means, coupled to said means for frequency multiplying, for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 2
Dependent Claim
105 words
A frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the frequency synthesizer comprising: means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for frequency multiplying said frequency divided signal to produce a frequency divided and multiplied signal; and means, coupled to said means for frequency multiplying, for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 3
Dependent Claim
29 words
A frequency synthesizer in accordance with claim 1 wherein said means for dividing further comprises means for programmably selecting the divisor value in response to a frequency control signal.
Claim 4
Dependent Claim
21 words
A frequency synthesizer in accordance with claim 2 wherein said frequency control signal is a periodic sequence for a fractional-N synthesizer.
Claim 5
Dependent Claim
23 words
A frequency synthesizer in accordance with claim 1 wherein said means for frequency multiplying further comprises means for programmably selecting the multiplier value.
Claim 6
Dependent Claim
19 words
A frequency synthesizer in accordance with claim 1 wherein said means for frequency multiplication further comprises an analog multiplier.
Claim 7
Dependent Claim
19 words
A frequency synthesizer in accordance with claim 1 wherein said means for frequency multiplication further comprises a digital multiplier.
Claim 8
Dependent Claim
29 words
A frequency synthesizer in accordance with claim 1 further comprising a band pass filter coupled to said means for frequency multiplying for filtering said frequency divided and multiplied signal.
Claim 9
Dependent Claim
90 words
A frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the frequency synthesizer comprising: means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for essentially frequency multiplying said frequency divided signal and for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 10
Dependent Claim
90 words
A frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the frequency synthesizer comprising: means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for essentially frequency multiplying said frequency divided signal and for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 11
Dependent Claim
24 words
A frequency synthesizer in accordance with claim 8 wherein said means for essentially frequency multiplying and comparing further comprises a harmonic locking phase detector.
Claim 12
Dependent Claim
29 words
A frequency synthesizer in accordance with claim 8 wherein said means for dividing further comprises means for programmably selecting the divisor value in response to a frequency control signal.
Claim 13
Dependent Claim
21 words
A frequency synthesizer in accordance with claim 10 wherein said frequency control signal is a periodic sequence for a fractional-N synthesizer.
Claim 14
Dependent Claim
26 words
A frequency synthesizer in accordance with claim 8 wherein said means for essentially frequency multiplying and comparing further comprises means for frequency dividing the reference signal.
Claim 15
Dependent Claim
144 words
A frequency synthesizer in accordance with claim 12 wherein said means for essentially frequency multiplying and comparing further comprises: means, switchably responsive to a mode control signal, for coupling the reference signal to the output of said means for coupling when said mode control signal is in a first state and for coupling said frequency divided reference signal to the output of said means for coupling when said mode control signal is in a second state; and means, switchably responsive to said mode control signal, for steering said means for essentially frequency multiplying and comparing to the fundamental of said frequency divided reference signal when said mode control signal is in said second state and for steering said means for essentially frequency multiplying and comparing to a harmonic of said frequency divided reference signal when said mode control signal is in said first state.
Claim 16
Dependent Claim
129 words
A radio transceiver having a frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the radio transceiver comprising: means for transmitting a radio frequency signal of a frequency related to the output signal of the variable frequency oscillator; means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for frequency multiplying said frequency divided signal to produce a frequency divided and multiplied signal; and means, coupled to said means for frequency multiplying, for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 17
Dependent Claim
129 words
A radio transceiver having a frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the radio transceiver comprising: means for transmitting a radio frequency signal of a frequency related to the output signal of the variable frequency oscillator; means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for frequency multiplying said frequency divided signal to produce a frequency divided and multiplied signal; and means, coupled to said means for frequency multiplying, for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 18
Dependent Claim
46 words
A radio transceiver in accordance with claim 14 wherein said means for dividing further comprises means for programmably selecting the divisor value in response to a frequency control signal whereby said radio frequency signal may be selected from one of a plurality of radio signal frequencies.
Claim 19
Dependent Claim
21 words
A radio transceiver in accordance with claim 15 wherein said frequency control signal is a periodic sequence for a fractional-N synthesizer.
Claim 20
Dependent Claim
23 words
A radio transceiver in accordance with claim 14 wherein said means for frequency multiplying further comprises means for programmably selecting the multiplier value.
Claim 21
Dependent Claim
114 words
A radio transceiver having a frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the radio transceiver comprising: means for transmitting a radio frequency signal of a frequency related to the output signal of the variable frequency oscillator; means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for essentially frequency multiplying said frequency divided signal and for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 22
Dependent Claim
114 words
A radio transceiver having a frequency synthesizer which phase locks an output signal of a variable frequency oscillator to a reference signal, the radio transceiver comprising: means for transmitting a radio frequency signal of a frequency related to the output signal of the variable frequency oscillator; means, coupled to the variable frequency oscillator, for dividing the frequency of the output signal to produce a frequency divided signal; means, coupled to said means for dividing, for essentially frequency multiplying said frequency divided signal and for comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 23
Dependent Claim
23 words
A radio transceiver in accordance with claim 18 wherein said means for frequency multiplying and comparing further comprises a harmonic locking phase detector.
Claim 24
Dependent Claim
29 words
A radio transceiver in accordance with claim 18 wherein said means for dividing further comprises means for programmably selecting the divisor value in response to a frequency control signal.
Claim 25
Dependent Claim
21 words
A radio transceiver in accordance with claim 20 wherein said frequency control signal is a periodic sequence for a fractional-N synthesizer.
Claim 26
Dependent Claim
26 words
A radio transceiver in accordance with claim 18 wherein said means for essentially frequency multiplying and comparing further comprises means for frequency dividing the reference signal.
Claim 27
Dependent Claim
144 words
A radio transceiver in accordance with claim 22 wherein said means for essentially frequency multiplying and comparing further comprises: means, switchably responsive to a mode control signal, for coupling the reference signal to the output of said means for coupling when said mode control signal is in a first state and for coupling said frequency divided reference signal to the output of said means for coupling when said mode control signal is in a second state; and means, switchably responsive to said mode control signal, for steering said means for essentially frequency multiplying and comparing to the fundamental of said frequency divided reference signal when said mode control signal is in said second state and for steering said means for essentially frequency multiplying and comparing to a harmonic of said frequency divided reference signal when said mode control signal is in said first state.
Claim 28
Independent Claim
94 words
A method of synthesizing a signal having a predetermined frequency by phase locking an output signal of a variable frequency oscillator to a reference signal, the method comprising the steps of: dividing the frequency of the output signal of the variable frequency oscillator to produce a frequency divided signal; frequency multiplying said frequency divided signal to produce a frequency divided and multiplied signal; and comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 29
Independent Claim
94 words
A method of synthesizing a signal having a predetermined frequency by phase locking an output signal of a variable frequency oscillator to a reference signal, the method comprising the steps of: dividing the frequency of the output signal of the variable frequency oscillator to produce a frequency divided signal; frequency multiplying said frequency divided signal to produce a frequency divided and multiplied signal; and comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 30
Dependent Claim
31 words
A method in accordance with the method of claim 24 wherein said dividing step further comprises the step of programmably selecting the divisor value in response to a frequency control signal.
Claim 31
Dependent Claim
25 words
A method in accordance with the method of claim 24 wherein said frequency multiplying step further comprises the step of programmably selecting the multiplier value.
Claim 32
Dependent Claim
24 words
A method in accordance with the method of claim 24 further comprising the step of band pass filtering said frequency divided and multiplied signal.
Claim 33
Independent Claim
89 words
A method of synthesizing a signal having a predetermined frequency by phase locking an output signal of a variable frequency oscillator to a reference signal, the method comprising the steps of: dividing the frequency of the output signal of the variable frequency oscillator to produce a frequency divided signal; selecting a frequency multiple of said frequency divided signal and comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 34
Independent Claim
89 words
A method of synthesizing a signal having a predetermined frequency by phase locking an output signal of a variable frequency oscillator to a reference signal, the method comprising the steps of: dividing the frequency of the output signal of the variable frequency oscillator to produce a frequency divided signal; selecting a frequency multiple of said frequency divided signal and comparing the phase of said frequency divided and multiplied signal to the phase of the reference signal to produce a control signal which is coupled to the variable frequency oscillator.
Claim 35
Dependent Claim
32 words
A method in accordance with the method of claim 28 wherein said step of dividing further comprises the step of programmably selecting the divisor value in response to a frequency control signal.
Claim 36
Dependent Claim
20 words
A method in accordance with the method of claim 28 further comprising the step of frequency dividing the reference signal.
Claim 37
Dependent Claim
152 words
A method in accordance with the method of claim 30 wherein said step of selecting a frequency multiple and comparing further comprises the steps of: selecting, in response to a mode control signal, the reference signal as an output of said selecting a frequency multiple and comparing step when said mode control signal is in a first state and coupling said frequency divided reference signal as an output of said frequency multiplying and comparing step when said mode control signal is in a second state; and steering, in response to said mode control signal, said step of selecting a frequency multiple and comparing to the fundamental of said frequency divided reference signal when said mode control signal is in said second state and steering said step of selecting a frequency multiple and comparing to a harmonic of said frequency divided reference signal when said mode control signal is in said first state.
References Cited (Backward Citations)
US4179670A
Cited
US4204174A
Cited
EP0038520A1
Cited
US4360788A
Cited
US4573023A
Cited
US4758802A
Cited
US4800342A
Cited
US4654859A
Cited
US4810977A
Cited
US4864253A
Cited
US4870384A
Cited
US4816774A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-07 | 1995-04-08 | 1995-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-07 | 1999-04-08 | 1999-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-07 | 2003-04-08 | 2003-10-08 | $7700.00 | Window Closed / Lapsed |