Patent US5831462A successfully refreshed from Google Patents.
US5831462A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Conditional latching mechanism and pipelined microprocessor employing the same
Assignee: Advanced Micro Devices Inc
•
Filing: 1996-10-31
•
Granted: 1998-11-03
•
Expires: 2016-10-31
Abstract
Abstract A conditional latch circuit is provided wherein a first transmission gate is electrically coupled in series with a second transmission gate between an input node and an output node. The latch circuit is controlled by a conditional clock signal wherein a delay element is employed to cause both transmission gates to be simultaneously enabled upon an edge of the conditional clock signal. The length of time during which both transmission gates are enabled is determined by an electrical delay associated with the delay element. When both transmission gates are enabled, the input node is electrically coupled to the output node. A keeper circuit at the output of the second transmission gate retains a logical value at the output of the latch after the input node is decoupled from the output line by disabling the first transmission gate. An edge of the conditional clock signal which causes a new input value to be latched within the latch circuit is driven by a logic gate which receives a clock signal at a first input, a condition signal at a second input, and an inhibit signal at a third input. The inhibit signal is provided from an inhibit signal generator and is provided to prevent the false-firing of the latch if the condition signal is asserted while the clock signal is active.
Inventors
- 👤 David B. Witt
- 👤 Marty L. Pflum
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 14:48
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3867; G06F9/3869; H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
216 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal, and wherein said control circuit is configured to generate said edge of said conditional clock signal upon an edge of a clock signal when said condition signal is asserted, and wherein said control circuit comprises an inhibit signal generator configured to sample said condition signal in response to an edge of said clock signal.
Claim 2
Dependent Claim
216 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal, and wherein said control circuit is configured to generate said edge of said conditional clock signal upon an edge of a clock signal when said condition signal is asserted, and wherein said control circuit comprises an inhibit signal generator configured to sample said condition signal in response to an edge of said clock signal.
Claim 3
Dependent Claim
257 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently; a logic circuit coupled to said first transmission gate for providing said conditional clock signal, wherein said logic circuit includes a first input node for receiving a condition signal, a second node for receiving a clock signal, and a third input node for receiving an inhibit signal, wherein said logic circuit generates said edge of said conditional clock signal upon a predetermined state of said condition signal, said clock signal, and said inhibit signal; and an inhibit signal generator coupled to said logic circuit, wherein said inhibit signal generator is configured to generate said inhibit signal such that said logic circuit is inhibited from generating said edge of said conditional clock signal during a portion of time during which said condition signal is asserted; and wherein said inhibit signal generator is configured to sample said condition signal in response to an edge of said clock signal.
Claim 4
Dependent Claim
257 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently; a logic circuit coupled to said first transmission gate for providing said conditional clock signal, wherein said logic circuit includes a first input node for receiving a condition signal, a second node for receiving a clock signal, and a third input node for receiving an inhibit signal, wherein said logic circuit generates said edge of said conditional clock signal upon a predetermined state of said condition signal, said clock signal, and said inhibit signal; and an inhibit signal generator coupled to said logic circuit, wherein said inhibit signal generator is configured to generate said inhibit signal such that said logic circuit is inhibited from generating said edge of said conditional clock signal during a portion of time during which said condition signal is asserted; and wherein said inhibit signal generator is configured to sample said condition signal in response to an edge of said clock signal.
Claim 5
Dependent Claim
263 words
A pipelined microprocessor comprising: a first combinational logic circuit forming a first pipelined stage within said microprocessor; a second combinational logic circuit forming a subsequent pipelined stage within said microprocessor; and a conditional latch circuit coupled between an output line of said first combinational logic circuit and an input line of said second combinational logic circuit, said conditional latch circuit including: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal, wherein said control circuit is configured to generate said edge of said conditional clock signal upon an edge of a clock signal when said condition signal is asserted, and wherein said control circuit comprises an inhibit signal generator configured to sample said condition signal in response to an edge of said clock signal.
Claim 6
Dependent Claim
263 words
A pipelined microprocessor comprising: a first combinational logic circuit forming a first pipelined stage within said microprocessor; a second combinational logic circuit forming a subsequent pipelined stage within said microprocessor; and a conditional latch circuit coupled between an output line of said first combinational logic circuit and an input line of said second combinational logic circuit, said conditional latch circuit including: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal, wherein said control circuit is configured to generate said edge of said conditional clock signal upon an edge of a clock signal when said condition signal is asserted, and wherein said control circuit comprises an inhibit signal generator configured to sample said condition signal in response to an edge of said clock signal.
Claim 7
Dependent Claim
225 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein said keeper circuit is a sole active storage device within said conditional latch circuit and is coupled to an output node of said first of said plurality of transmission gates, said output node coupling to said output line.
Claim 8
Dependent Claim
225 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein said keeper circuit is a sole active storage device within said conditional latch circuit and is coupled to an output node of said first of said plurality of transmission gates, said output node coupling to said output line.
Claim 9
Dependent Claim
298 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; a logic circuit coupled to said first transmission gate for providing said conditional clock signal, wherein said logic circuit includes a first input node for receiving a condition signal, a second node for receiving a clock signal, and a third input node for receiving an inhibit signal, wherein said logic circuit generates said edge of said conditional clock signal upon a predetermined state of said condition signal, said clock signal, and said inhibit signal; and an inhibit signal generator coupled to said logic circuit, wherein said inhibit signal generator is configured to generate said inhibit signal such that said logic circuit is inhibited from generating said edge of said conditional clock signal during a portion of time during which said condition signal is asserted; wherein said keeper circuit is a sole active storage device within said conditional latch circuit and is coupled to an output node of said first of said plurality of transmission gates, said output node coupling to said output line.
Claim 10
Dependent Claim
298 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; a logic circuit coupled to said first transmission gate for providing said conditional clock signal, wherein said logic circuit includes a first input node for receiving a condition signal, a second node for receiving a clock signal, and a third input node for receiving an inhibit signal, wherein said logic circuit generates said edge of said conditional clock signal upon a predetermined state of said condition signal, said clock signal, and said inhibit signal; and an inhibit signal generator coupled to said logic circuit, wherein said inhibit signal generator is configured to generate said inhibit signal such that said logic circuit is inhibited from generating said edge of said conditional clock signal during a portion of time during which said condition signal is asserted; wherein said keeper circuit is a sole active storage device within said conditional latch circuit and is coupled to an output node of said first of said plurality of transmission gates, said output node coupling to said output line.
Claim 11
Dependent Claim
273 words
A pipelined microprocessor comprising: a first combinational logic circuit forming a first pipelined stage within said microprocessor; a second combinational logic circuit forming a subsequent pipelined stage within said microprocessor; and a conditional latch circuit coupled between an output line of said first combinational logic circuit and an input line of said second combinational logic circuit, said conditional latch circuit including: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein said keeper circuit is a sole active storage device within said conditional latch circuit and is coupled to an output node of said first of said plurality of transmission gates, said output node coupling to said input line.
Claim 12
Dependent Claim
273 words
A pipelined microprocessor comprising: a first combinational logic circuit forming a first pipelined stage within said microprocessor; a second combinational logic circuit forming a subsequent pipelined stage within said microprocessor; and a conditional latch circuit coupled between an output line of said first combinational logic circuit and an input line of said second combinational logic circuit, said conditional latch circuit including: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein said keeper circuit is a sole active storage device within said conditional latch circuit and is coupled to an output node of said first of said plurality of transmission gates, said output node coupling to said input line.
Claim 13
Dependent Claim
209 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein a terminal of said second transmission gate is directly connected to a terminal of said first transmission gate through a passive connection.
Claim 14
Dependent Claim
209 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein a terminal of said second transmission gate is directly connected to a terminal of said first transmission gate through a passive connection.
Claim 15
Dependent Claim
282 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; a logic circuit coupled to said first transmission gate for providing said conditional clock signal, wherein said logic circuit includes a first input node for receiving a condition signal, a second node for receiving a clock signal, and a third input node for receiving an inhibit signal, wherein said logic circuit generates said edge of said conditional clock signal upon a predetermined state of said condition signal, said clock signal, and said inhibit signal; and an inhibit signal generator coupled to said logic circuit, wherein said inhibit signal generator is configured to generate said inhibit signal such that said logic circuit is inhibited from generating said edge of said conditional clock signal during a portion of time during which said condition signal is asserted; wherein a terminal of said second transmission gate is directly connected to a terminal of said first transmission gate through a passive connection.
Claim 16
Dependent Claim
282 words
A conditional latch circuit including an input line and an output line comprising: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; a logic circuit coupled to said first transmission gate for providing said conditional clock signal, wherein said logic circuit includes a first input node for receiving a condition signal, a second node for receiving a clock signal, and a third input node for receiving an inhibit signal, wherein said logic circuit generates said edge of said conditional clock signal upon a predetermined state of said condition signal, said clock signal, and said inhibit signal; and an inhibit signal generator coupled to said logic circuit, wherein said inhibit signal generator is configured to generate said inhibit signal such that said logic circuit is inhibited from generating said edge of said conditional clock signal during a portion of time during which said condition signal is asserted; wherein a terminal of said second transmission gate is directly connected to a terminal of said first transmission gate through a passive connection.
Claim 17
Dependent Claim
257 words
A pipelined microprocessor comprising: a first combinational logic circuit forming a first pipelined stage within said microprocessor; a second combinational logic circuit forming a subsequent pipelined stage within said microprocessor; and a conditional latch circuit coupled between an output line of said first combinational logic circuit and an input line of said second combinational logic circuit, said conditional latch circuit including: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein a terminal of said second transmission gate is directly connected to a terminal of said first transmission gate through a passive connection.
Claim 18
Dependent Claim
257 words
A pipelined microprocessor comprising: a first combinational logic circuit forming a first pipelined stage within said microprocessor; a second combinational logic circuit forming a subsequent pipelined stage within said microprocessor; and a conditional latch circuit coupled between an output line of said first combinational logic circuit and an input line of said second combinational logic circuit, said conditional latch circuit including: a plurality of transmission gates serially coupled between said input line and said output line, wherein a first of said plurality of said transmission gates is controlled by a conditional clock signal; a keeper circuit coupled to a node between said input line and said output line; a delay element coupled to a second of said plurality of transmission gates, wherein said second of said plurality of transmission gates is controlled by a delayed version of said conditional clock signal, whereby an edge of said conditional clock signal results in said plurality of transmission gates being enabled concurrently, and wherein a node between said first transmission gate and said second transmission gate is floated when said second transmission gate is not enabled; and a control circuit coupled to said first transmission gate for generating said conditional clock signal, wherein said control circuit includes a first input node for receiving a condition signal, and wherein an occurrence of said edge of said conditional clock signal is dependent upon an assertion of said condition signal; wherein a terminal of said second transmission gate is directly connected to a terminal of said first transmission gate through a passive connection.
References Cited (Backward Citations)
US3812384A
Cited
US4339808A
Cited
US4495629A
Cited
US4682282A
Cited
JPS6316710A
Cited
EP0285892A2
Cited
US4974148A
Cited
JPS6424504A
Cited
JPS6424505A
Cited
US4831286A
Cited
US4933575B1
Cited
US4933575A
Cited
JPH01241913A
Cited
JPH02104016A
Cited
JPH0318814A
Cited
US4972313A
Cited
US5015875A
Cited
US5239206A
Cited
US5105100A
Cited
US5227674A
Cited
US5124572A
Cited
JPH04220810A
Cited
US5317205A
Cited
JPH05110387A
Cited
JPH05110386A
Cited
JPH05110391A
Cited
US5357144A
Cited
JPH05206792A
Cited
US5280203A
Cited
JPH05335899A
Cited
EP0573326A1
Cited
DE4320681A1
Cited
JPH0645879A
Cited
US5392033A
Cited
US5533205A
Cited
US5459421A
Cited
US5463624A
Cited
US5574867A
Cited
JP3018814U
Cited
US5572686A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-02 | 2002-05-04 | 2002-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-02 | 2006-05-04 | 2006-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-02 | 2010-05-04 | 2010-11-03 | $7700.00 | Window Closed / Lapsed |