Patent US5790384A successfully refreshed from Google Patents.
US5790384A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bare die multiple dies for direct attach
Assignee: Adeia Semiconductor Technologies LLC
•
Filing: 1997-06-26
•
Granted: 1998-08-04
•
Expires: 2017-06-26
Abstract
Abstract A chip package includes a substrate formed from a first die and its attendant wiring interconnections, having a first thermal coefficient of expansion. The first die includes primary input/output (I/O) interconnections for the chip package. Also provided is a second die that includes escape wiring formed on that die and coupled to the primary I/O interconnections through the first die. The second die has a second thermal coefficient of expansion similar to the first thermal coefficient of expansion. The chip package also includes connectors that couple the primary I/O interconnections of the first die to a second level package. An interposer may be provided to couple the primary I/O interconnections to the second level package. The second die is smaller than the first die. The peripheral area of the first die is left exposed when the second die is coupled to the first die so that sufficient I/O interconnections may be formed for the primary I/O interconnections on the first die. The second die provides and receives signals which may include the second die's primary I/O to and from the first die. Wiring may be shared between the first die and the second die in a manner optimal for design and manufacturing.
Inventors
- 👤 Umar M. Ahmad
- 👤 Eugene R. Atwood
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 12:37
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H10W90/00; H10W72/00; H10W72/01; H10W72/015; H10W72/01515; H10W72/071; H10W72/075; H10W72/50; H10W72/541; H10W72/5445; H10W72/851; H10W72/874; H10W72/877; H10W72/90; H10W72/931; H10W72/932; H10W74/00; H10W90/701; H10W90/721; H10W90/722; H10W90/724
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
62 words
A chip package comprising: a first die having a first size and including wiring coupled to chip package primary input/output (I/O) interconnections; and a second die coupled directly to the first die and having a second size smaller than the first size, the second die providing and receiving signals via the first die to and from the chip package primary I/O interconnections.
Claim 2
Dependent Claim
62 words
A chip package comprising: a first die having a first size and including wiring coupled to chip package primary input/output (I/O) interconnections; and a second die coupled directly to the first die and having a second size smaller than the first size, the second die providing and receiving signals via the first die to and from the chip package primary I/O interconnections.
Claim 3
Dependent Claim
18 words
The chip package according to claim 1, further comprising an interposer coupled to the chip package primary I/O.
Claim 4
Dependent Claim
14 words
The chip package according to claim 2, wherein the interposer is formed in segments.
Claim 5
Dependent Claim
53 words
The chip package according to claim 2, wherein the first die has a first thermal coefficient of expansion, the second die has a second thermal coefficient of expansion, and the interposer has a third thermal coefficient of expansion and wherein the first, second, and third thermal coefficients of expansion are substantially the same.
Claim 6
Dependent Claim
41 words
The chip package according to claim 1, wherein the first die has a first thermal coefficient of expansion and the second die has a second thermal coefficient of expansion that is substantially the same as the first thermal coefficient of expansion.
Claim 7
Dependent Claim
19 words
The chip package according to claim 1, further comprising a clip coupled to the chip package primary I/O interconnections.
Claim 8
Dependent Claim
19 words
The chip package according to claim 1, further comprising a column coupled to the chip package primary I/O interconnections.
Claim 9
Dependent Claim
20 words
The chip package according to claim 1, further comprising a wire bond coupled to the chip package primary I/O interconnections.
Claim 10
Dependent Claim
19 words
The chip package according to claim 1, further comprising an elastomeric connector coupled to the chip package primary I/O.
Claim 11
Dependent Claim
19 words
The chip package according to claim 1, further comprising an adhesive formed between the second die and the substrate.
Claim 12
Dependent Claim
23 words
The chip package according to claim 1, further comprising an area array connector for electrically coupling the first die to the second die.
Claim 13
Dependent Claim
42 words
The chip package according to claim 1, wherein the second die includes a first circuit, a second circuit, and internal wiring coupling the first circuit and the second circuit where a segment of the internal wiring is formed on the first die.
Claim 14
Dependent Claim
39 words
The chip package according to claim 1, further comprising a third die having a third size smaller than the first size, the third die providing and receiving further external signals to and from the substrate via the escape wiring.
Claim 15
Dependent Claim
29 words
The chip package according to claim 1, wherein the first die includes a first circuit and the second die includes a second circuit electrically coupled to the first circuit.
Claim 16
Dependent Claim
21 words
The chip package according to claim 1, wherein the first die is a memory and the second die is a microprocessor.
Claim 17
Dependent Claim
21 words
The chip package according to claim 1, wherein the second die is a memory and the first die is a microprocessor.
Claim 18
Dependent Claim
25 words
The chip package according to claim 16, wherein the second die includes a memory controller for controlling access to the memory for the first die.
Claim 19
Dependent Claim
35 words
The chip package according to claim 1, wherein the first die includes a first active surface and the second die includes a second active surface where the first active surface faces the second active surface.
Claim 20
Dependent Claim
24 words
The chip package according to claim 18, further comprising an area array connector formed between the first active surface and the second active surface.
Claim 21
Dependent Claim
26 words
The chip package according to claim 1, wherein the second die is formed above the substrate and the first die is formed above the second die.
Claim 22
Dependent Claim
17 words
The chip package according to claim 1, further comprising an area connector coupled to the first die.
Claim 23
Dependent Claim
97 words
A chip package comprising: a substrate having interconnections; a first die having a first size and a first thermal coefficient of expansion, the first die including escape wiring coupled to the interconnections; coupling means for coupling the first die to the substrate; and a second die coupled directly to the first die having a second size smaller than the first size and a second thermal coefficient of expansion that is substantially the same as the first thermal coefficient of expansion, the second die providing and receiving external signals to and from the substrate via the escape wiring.
Claim 24
Dependent Claim
97 words
A chip package comprising: a substrate having interconnections; a first die having a first size and a first thermal coefficient of expansion, the first die including escape wiring coupled to the interconnections; coupling means for coupling the first die to the substrate; and a second die coupled directly to the first die having a second size smaller than the first size and a second thermal coefficient of expansion that is substantially the same as the first thermal coefficient of expansion, the second die providing and receiving external signals to and from the substrate via the escape wiring.
Claim 25
Dependent Claim
39 words
The chip package according to claim 22, further comprising a third die having a third size smaller than the first size, the third die providing and receiving further external signals to and from the substrate via the escape wiring.
Claim 26
Dependent Claim
33 words
The chip package according to claim 22, wherein the first die includes internal wiring and the second die provides and receives internal signals to and from the second die via the internal wiring.
Claim 27
Dependent Claim
21 words
The chip package according to claim 22, wherein the first die is a memory and the second die is a microprocessor.
Claim 28
Dependent Claim
21 words
The chip package according to claim 22, wherein the second die is a memory and the first die is a microprocessor.
Claim 29
Dependent Claim
35 words
The chip package according to claim 22, wherein the first die includes a first active surface and the second die includes a second active surface where the first active surface faces the second active surface.
Claim 30
Dependent Claim
24 words
The chip package according to claim 27, further comprising an area array connector formed between the first active surface and the second active surface.
References Cited (Backward Citations)
US5569963A
Cited
US5347162A
Cited
US5311059A
Cited
US5222014A
Cited
US5495398A
Cited
US5502289A
Cited
US5422435A
Cited
US5285352A
Cited
US5535101A
Cited
US5570274A
Cited
US5454160A
Cited
US5535526A
Cited
US5473814A
Cited
US5477082A
Cited
US5563446A
Cited
US5615089A
Cited
US5579207A
Cited
US5642262A
Cited
US5608262A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-03 | 2002-02-02 | 2002-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-03 | 2006-02-02 | 2006-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-03 | 2010-02-02 | 2010-08-04 | $7700.00 | Window Closed / Lapsed |