US5776796A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of encapsulating a semiconductor package
Assignee: Adeia Semiconductor Solutions LLC
•
Filing: 1996-10-07
•
Granted: 1998-07-07
•
Expires: 2016-10-07
Abstract
Abstract A method of encapsulating a semiconductor device. The encapsulation method includes a semiconductor chip package assembly having a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has conductive leads thereon, the leads being electrically connected to terminals on a first end and bonded to respective chip contacts on a second end. Typically, the spacer layer is comprised of a compliant or elastomeric material. A protective layer is attached on a bottom surface of the substrate so as to cover the terminals on the substrate. A flowable, curable encapsulant material is deposited around a periphery of the semiconductor chip after the attachment of the protective layer so as to encapsulate the leads. The encapsulant material is then cured. Typically, this encapsulation method is performed on a plurality of chip assemblies simultaneously.
Inventors
- 👤 Thomas H. DiStefano
- 👤 John W. Smith
- 👤 Joseph Fjelstad
- 👤 Craig S. Mitchell
- 👤 Konstantine Karavakis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:31
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/019; H10P; H10P72/00; H10P72/70; H10P72/74; H10W70/00; H10W70/40; H10W70/453; H10W72/00; H10W72/071; H10W72/077; H10W72/30; H10W72/701; H10W74/016; H10W74/10; H10W74/111; H10W74/129; H10W76/00; H10W76/40; H10W76/42; H10W76/47; H10W72/01; H10W72/012; H10W72/01204; H10W72/0198; H10W72/072; H10W72/073; H10W72/381
Claims Analysis
Total Claims: 51
Claim 1
Independent Claim
122 words
A method of encapsulating a semiconductor device, comprising the steps of: disposing a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has terminals thereon and bonding windows such that conductive leads electrically connected to the terminals extend at least partially thereacross and are juxtaposed with respective chip contacts; bonding the leads to respective chip contacts; attaching a protective layer on a bottom surface of the substrate so as to cover the bonding windows; depositing flowable encapsulation material around at least a portion of the periphery of the chip after attaching the protective layer so as to encapsulate the bonded leads; and at least partially curing the encapsulation material.
Claim 2
Independent Claim
122 words
A method of encapsulating a semiconductor device, comprising the steps of: disposing a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has terminals thereon and bonding windows such that conductive leads electrically connected to the terminals extend at least partially thereacross and are juxtaposed with respective chip contacts; bonding the leads to respective chip contacts; attaching a protective layer on a bottom surface of the substrate so as to cover the bonding windows; depositing flowable encapsulation material around at least a portion of the periphery of the chip after attaching the protective layer so as to encapsulate the bonded leads; and at least partially curing the encapsulation material.
Claim 3
Dependent Claim
17 words
The method as claimed in claim 1, wherein the spacer layer is comprised of a compliant material.
Claim 4
Dependent Claim
19 words
The method as claimed in claim 1, further including the step of dicing the encapsulated chip from the substrate.
Claim 5
Dependent Claim
26 words
The method as claimed in claim 3, wherein the dicing step further includes the step of creating cured encapsulant bumpers around the periphery of the chip.
Claim 6
Dependent Claim
16 words
The method as claimed in claim 3, wherein a plurality of semiconductor devices are simultaneously encapsulated.
Claim 7
Dependent Claim
15 words
The method as claimed in claim 5, wherein the dicing step singulates each semiconductor device.
Claim 8
Dependent Claim
44 words
The method as claimed in claim 6, further comprising the step of attaching the substrate to a frame prior to the depositing step so as to hold the substrate substantially taut in an area bearing the semiconductor devices thereby defining a multi-device frame assembly.
Claim 9
Dependent Claim
45 words
The method as claimed in claim 6, further comprising the step of attaching the protective layer to a frame prior to the depositing step so as to hold the substrate substantially taut in an area bearing the semiconductor devices thereby defining a multi-device frame assembly.
Claim 10
Dependent Claim
33 words
The method as claimed in claim 3, further comprising the step of removing portions of the protective layer to expose the substrate terminals wherein the terminals lie beneath the periphery of the chip.
Claim 11
Dependent Claim
44 words
The method as claimed in claim 4, further comprising the step of removing portions of the protective layer to expose the substrate terminals wherein at least some of the terminals lie outside of the periphery of the chip and are supported by the bumpers.
Claim 12
Dependent Claim
25 words
The method as claimed in claim 4, further comprising the step of attaching a membrane to the exposed surfaces of the chip and the bumpers.
Claim 13
Dependent Claim
19 words
The method as claimed in claim 2, wherein the compliant layer is comprised of a plurality of compliant pads.
Claim 14
Dependent Claim
22 words
The method as claimed in claim 12, wherein the depositing step is performed so that the encapsulant flows between the compliant pads.
Claim 15
Independent Claim
112 words
A method of encapsulating a semiconductor device, comprising the steps of: disposing a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has conductive leads thereon, the leads being electrically connected to terminals on the substrate on a first end and bonded to respective chip contacts on a second end; attaching a protective layer on a bottom surface of the substrate so as to cover the terminals; depositing flowable encapsulation material around at least a portion of the periphery of the chip after attaching the protective layer so as to encapsulate the bonded leads; and curing the encapsulation material.
Claim 16
Independent Claim
112 words
A method of encapsulating a semiconductor device, comprising the steps of: disposing a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has conductive leads thereon, the leads being electrically connected to terminals on the substrate on a first end and bonded to respective chip contacts on a second end; attaching a protective layer on a bottom surface of the substrate so as to cover the terminals; depositing flowable encapsulation material around at least a portion of the periphery of the chip after attaching the protective layer so as to encapsulate the bonded leads; and curing the encapsulation material.
Claim 17
Dependent Claim
17 words
The method as claimed in claim 14, wherein the spacer layer is comprised of a compliant material.
Claim 18
Dependent Claim
19 words
The method as claimed in claim 14, further including the step of dicing the encapsulated chip from the substrate.
Claim 19
Dependent Claim
26 words
The method as claimed in claim 16, wherein the dicing step further includes the step of creating cured encapsulant bumpers around the periphery of the chip.
Claim 20
Dependent Claim
25 words
The method as claimed in claim 16, wherein a plurality of semiconductor devices are simultaneously encapsulated and wherein the dicing step singulates each semiconductor device.
Claim 21
Dependent Claim
42 words
The method as claimed in claim 18, further comprising the step of attaching the substrate to a frame prior to the depositing step to hold the substrate substantially taut in an area bearing the semiconductor devices thereby defining a multi-device frame assembly.
Claim 22
Dependent Claim
45 words
The method as claimed in claim 18, further comprising the step of attaching the protective layer to a frame prior to the depositing step so as to hold the substrate substantially taut in an area bearing the semiconductor devices thereby defining a multi-device frame assembly.
Claim 23
Dependent Claim
33 words
The method as claimed in claim 16, further comprising the step of removing portions of the protective layer to expose the substrate terminals wherein the terminals lie beneath the periphery of the chip.
Claim 24
Dependent Claim
44 words
The method as claimed in claim 17, further comprising the step of removing portions of the protective layer to expose the substrate terminals wherein at least some of the terminals lie outside of the periphery of the chip and are supported by the bumpers.
Claim 25
Dependent Claim
25 words
The method as claimed in claim 17, further comprising the step of attaching a membrane to the exposed surfaces of the chip and the bumpers.
Claim 26
Dependent Claim
19 words
The method as claimed in claim 14, wherein the compliant layer is comprised of a plurality of compliant pads.
Claim 27
Dependent Claim
22 words
The method as claimed in claim 24, wherein the depositing step is performed so that the encapsulant flows between the compliant pads.
Claim 28
Independent Claim
146 words
A method of encapsulating a semiconductor device, comprising the steps of: disposing a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has conductive leads which are electrically connected to terminals on the substrate on a first end and bonded to respective chip contacts on a second end; placing raised terminals atop the terminal regions; placing the semiconductor device into a mold prior to the encapsulation step wherein the raised terminals provide a stand-off between substrate and the mold; depositing flowable encapsulation material into the mold around a at least a portion of the periphery of the chip so as to encapsulate the leads and substrate while leaving at least a portion of the raised terminals exposed; and removing the mold after at least a portion of the encapsulation material has been cured.
Claim 29
Independent Claim
146 words
A method of encapsulating a semiconductor device, comprising the steps of: disposing a spacer layer between a top surface of a sheet-like substrate and a contact bearing surface of a semiconductor chip, wherein the substrate has conductive leads which are electrically connected to terminals on the substrate on a first end and bonded to respective chip contacts on a second end; placing raised terminals atop the terminal regions; placing the semiconductor device into a mold prior to the encapsulation step wherein the raised terminals provide a stand-off between substrate and the mold; depositing flowable encapsulation material into the mold around a at least a portion of the periphery of the chip so as to encapsulate the leads and substrate while leaving at least a portion of the raised terminals exposed; and removing the mold after at least a portion of the encapsulation material has been cured.
Claim 30
Dependent Claim
17 words
The method as claimed in claim 26, wherein the spacer layer is comprised of a compliant material.
Claim 31
Dependent Claim
22 words
The method as claimed in claim 26, further comprising the step of removing the raised terminals after the removal of the mold.
Claim 32
Dependent Claim
20 words
The method as claimed in claim 26, wherein a plurality of semiconductor devices are simultaneously encapsulated within the same mold.
Claim 33
Dependent Claim
20 words
The method as claimed in claim 29, further including the step of dicing the encapsulated packages after removing the mold.
Claim 34
Dependent Claim
26 words
The method as claimed in claim 29, wherein the dicing step further includes the step of creating cured encapsulant bumpers around the periphery of the chip.
Claim 35
Dependent Claim
28 words
The method as claimed in claim 31, wherein at least some of the terminals lie outside of the periphery of the chip and are supported by the bumpers.
Claim 36
Dependent Claim
19 words
The method as claimed in claim 26, wherein the compliant layer is comprised of a plurality of compliant pads.
Claim 37
Dependent Claim
22 words
The method as claimed in claim 33, wherein the depositing step is performed so that the encapsulant flows between the compliant pads.
Claim 38
Independent Claim
243 words
A method of encapsulating a semiconductor device assembly, comprising the steps of: providing a sheet-like, dielectric substrate having a first and second surface and an inner portion and an outer portion, the inner and outer portions being separated by at least one bonding window extending through the substrate, the substrate further having conductive terminals on at least the outer portion on the second surface of the substrate; providing a rigid element having first and second opposite surfaces; attaching a back surface of a semiconductor chip to the first surface of the rigid element; disposing a first spacer layer between the first surface of the inner portion of the substrate and a contact-bearing face surface of the chip so that both the substrate and the chip are adhered thereto; disposing a second spacer layer between the first surface of the outer portion of the substrate and the first surface of the rigid element and a contact-bearing face surface of the chip so that both the substrate and the rigid element are adhered thereto; electrically connecting the terminals to respective chip contacts through the at least one bonding window in the substrate; attaching a protective layer on a bottom surface of the substrate so as to cover the bonding windows; depositing flowable encapsulation material around at least a portion of the periphery of the chip after attaching the protective layer so as to encapsulate the bonded leads; and at least partially curing the encapsulation material.
Claim 39
Independent Claim
243 words
A method of encapsulating a semiconductor device assembly, comprising the steps of: providing a sheet-like, dielectric substrate having a first and second surface and an inner portion and an outer portion, the inner and outer portions being separated by at least one bonding window extending through the substrate, the substrate further having conductive terminals on at least the outer portion on the second surface of the substrate; providing a rigid element having first and second opposite surfaces; attaching a back surface of a semiconductor chip to the first surface of the rigid element; disposing a first spacer layer between the first surface of the inner portion of the substrate and a contact-bearing face surface of the chip so that both the substrate and the chip are adhered thereto; disposing a second spacer layer between the first surface of the outer portion of the substrate and the first surface of the rigid element and a contact-bearing face surface of the chip so that both the substrate and the rigid element are adhered thereto; electrically connecting the terminals to respective chip contacts through the at least one bonding window in the substrate; attaching a protective layer on a bottom surface of the substrate so as to cover the bonding windows; depositing flowable encapsulation material around at least a portion of the periphery of the chip after attaching the protective layer so as to encapsulate the bonded leads; and at least partially curing the encapsulation material.
Claim 40
Dependent Claim
20 words
The method as claimed in claim 35, wherein the first and second spacer layers are comprised of a compliant material.
Claim 41
Dependent Claim
28 words
The method as claimed in claim 36, wherein the substrate further having conductive terminals on both the inner and outer portions on the second surface of the substrate.
Claim 42
Dependent Claim
24 words
The method as claimed in claim 35, wherein the bonding window completely separates the inner and outer portions of the substrate from each other.
Claim 43
Dependent Claim
20 words
The method as claimed in claim 36, further including the step of dicing the encapsulated chip assembly from the substrate.
Claim 44
Dependent Claim
27 words
The method as claimed in claim 39, wherein the dicing step further includes the step of creating cured encapsulant bumpers around the periphery of the chip assembly.
Claim 45
Dependent Claim
17 words
The method as claimed in claim 39, wherein a plurality of semiconductor chip assemblies are simultaneously encapsulated.
Claim 46
Dependent Claim
44 words
The method as claimed in claim 41, further comprising the step of attaching the substrate to a frame prior to the depositing step so as to hold the substrate substantially taut in an area bearing the semiconductor devices thereby defining a multi-device frame assembly.
Claim 47
Dependent Claim
45 words
The method as claimed in claim 41, further comprising the step of attaching the protective layer to a frame prior to the depositing step so as to hold the substrate substantially taut in an area bearing the semiconductor devices thereby defining a multi-device frame assembly.
Claim 48
Dependent Claim
23 words
The method as claimed in claim 39, further comprising the step of removing portions of the protective layer to expose the substrate terminals.
Claim 49
Dependent Claim
20 words
The method as claimed in claim 35, wherein the first spacer layer is comprised of a plurality of compliant pads.
Claim 50
Dependent Claim
20 words
The method as claimed in claim 35, wherein the second spacer layer is comprised of a plurality of compliant pads.
Claim 51
Dependent Claim
24 words
The method as claimed in claim 45 or 46, wherein the depositing step is performed so that the encapsulant flows between the compliant pads.
References Cited (Backward Citations)
US3413713A
Cited
US3614832A
Cited
US3390308A
Cited
US3906144A
Cited
US4012766A
Cited
US3868724A
Cited
US4017495A
Cited
US4143456A
Cited
US4163072A
Cited
US4312116A
Cited
US4829666A
Cited
US4374080A
Cited
US4616412A
Cited
US4566184A
Cited
US4536469A
Cited
US4658332A
Cited
JPS6077446A
Cited
US4707724A
Cited
US4710798A
Cited
US4900501A
Cited
US4701999A
Cited
US4999319A
Cited
US4857483A
Cited
US4918811A
Cited
US4860088A
Cited
US5055913A
Cited
US4766670A
Cited
US4920074A
Cited
US4953173A
Cited
US4915607A
Cited
US4955132A
Cited
US5075760A
Cited
US4847146A
Cited
WO1989010005A1
Cited
US5130781A
Cited
JPH01278755A
Cited
JPH01293528A
Cited
US4913930A
Cited
US4975765A
Cited
JPH0256941A
Cited
US5304252A
Cited
US5037779A
Cited
US5052907A
Cited
US5148265A
Cited
US5148266A
Cited
US5258330A
Cited
JPH04137641A
Cited
US5120678A
Cited
US5252784A
Cited
US5302101A
Cited
US5289346A
Cited
US5371044A
Cited
US5194930A
Cited
US5193732A
Cited
US5203076A
Cited
US5304512A
Cited
US5409866A
Cited
US5288944A
Cited
US5249101A
Cited
US5409362A
Cited
US5355283A
Cited
US5385869A
Cited
US5394009A
Cited
US5336931A
Cited
US5409865A
Cited
US5477611A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-06 | 2002-01-05 | 2002-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-06 | 2006-01-05 | 2006-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-06 | 2010-01-05 | 2010-07-07 | $7700.00 | Window Closed / Lapsed |