Patent US2689073A successfully refreshed from Google Patents.
US5773361A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process of making a microcavity structure and applications thereof
Assignee: International Business Machines Corp
•
Filing: 1996-11-06
•
Granted: 1998-06-30
•
Expires: 2016-11-06
Abstract
Abstract A microcavity structure and a method for forming an integrated circuit device including a microcavity structure is disclosed. This invention includes a layer or substrate having a topography such as a pair of raised features. A void forming material, such as a Boro-Phosphorus Silicate Glass (BPSG) is deposited on the substrate such that a void is formed therein. A pinning material having a relatively greater density than the void forming material is deposited over the void forming material. The materials are then annealed by a process such as Rapid Thermal Anneal (RTA). The materials are then polished, by for example, Chemical Mechanical Polishing (CMP) to expose the top of the void. The void is then etched using an anisotropic etch, such as Reactive Ion Etch (RIE) to remove the void forming material. The method may be used to provide self-aligned contact vias.
Inventors
- 👤 John Edward Cronin
- 👤 Anthony Kendall Stamper
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:05
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/071; H10W20/00; H10W20/01; H10W20/071; H10W20/093; H10W20/097; H10W20/031; H10W20/069; H10W20/072; H10W20/40; H10W20/45; H10W20/46
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
75 words
A method of forming an integrated circuit device comprising the steps of: providing a layer having a pair of raised features; depositing a void forming material over said layer; depositing a pinning material over said void forming material to pin a void in said void forming material; annealing the materials; and etching to expose the void and remove the void forming material from the area between the raised features to thereby form a contact via.
Claim 2
Independent Claim
75 words
A method of forming an integrated circuit device comprising the steps of: providing a layer having a pair of raised features; depositing a void forming material over said layer; depositing a pinning material over said void forming material to pin a void in said void forming material; annealing the materials; and etching to expose the void and remove the void forming material from the area between the raised features to thereby form a contact via.
Claim 3
Dependent Claim
22 words
The method of claim 1, wherein the step of providing a pair of raised features further comprises: providing a pair of polylines.
Claim 4
Dependent Claim
26 words
The method of claim 1, wherein step of depositing the void forming material further comprises: depositing Boro-Phosophorus Silicate Glass (BPSG) by Sub-atmospheric Chemical Vapor Deposition (SACVD).
Claim 5
Dependent Claim
56 words
The method of claim 1, wherein the step of depositing the pinning material further comprises: depositing a pinning material which: a) shrinks less than the void forming material during the annealing step; b) adheres to the void forming material; and c) has rigidity such that it does not substantially expand or shrink during the annealing step.
Claim 6
Dependent Claim
25 words
The method of claim 4, wherein the step of depositing the pinning material further comprises: depositing silicon dioxide by Plasma Enhanced Chemical Vapor Deposition (PECVD).
Claim 7
Dependent Claim
21 words
The method of claim 1, wherein the step of annealing the materials further comprises: annealing using a Rapid Thermal Anneal (RTA).
Claim 8
Dependent Claim
23 words
The method of claim 1, further comprising the step of: polishing the materials to expose the top of the void prior to etching.
Claim 9
Dependent Claim
18 words
The method of claim 7, wherein the step of polishing the materials further comprises a Chemical Mechanical Polish.
Claim 10
Dependent Claim
28 words
The method of claim 7, wherein the step of etching further comprises: etching the void forming material above conductors to form self-aligned vias and a self-aligned contact area.
Claim 11
Dependent Claim
20 words
The method of claim 9, wherein the materials are lithographically patterned such that only the self-aligned contact area is exposed.
Claim 12
Independent Claim
113 words
A method of forming an enlarged cavity in selected areas, said method comprising the steps of: providing a substrate with topography; depositing a void forming material over said substrate to thereby form voids; depositing a pinning material over said void forming material wherein the pinning material pins a void in the void forming material; patterning said pinning material to remove the pinning material from the areas where void formation is not desired; annealing the voids in areas where the pinning material remains to pin the void in the void forming material; and etching through the remaining pinning material and the void forming material thereunder to expose the void and create an enlarged cavity.
Claim 13
Independent Claim
113 words
A method of forming an enlarged cavity in selected areas, said method comprising the steps of: providing a substrate with topography; depositing a void forming material over said substrate to thereby form voids; depositing a pinning material over said void forming material wherein the pinning material pins a void in the void forming material; patterning said pinning material to remove the pinning material from the areas where void formation is not desired; annealing the voids in areas where the pinning material remains to pin the void in the void forming material; and etching through the remaining pinning material and the void forming material thereunder to expose the void and create an enlarged cavity.
Claim 14
Independent Claim
83 words
A method for forming an integrated circuit device comprising the steps of: providing a layer having a pair of raised features; depositing a void forming material over said layer; depositing a pinning material over said void forming material, wherein the pinning material acts to pin a void in said void forming material; annealing the materials; polishing the materials to expose the top of the void; and etching using an etch to remove the void forming material from the area between the raised features.
Claim 15
Independent Claim
83 words
A method for forming an integrated circuit device comprising the steps of: providing a layer having a pair of raised features; depositing a void forming material over said layer; depositing a pinning material over said void forming material, wherein the pinning material acts to pin a void in said void forming material; annealing the materials; polishing the materials to expose the top of the void; and etching using an etch to remove the void forming material from the area between the raised features.
Claim 16
Dependent Claim
18 words
The method of claim 12, wherein the step of polishing the materials further comprises a Chemical Mechanical Polish.
Claim 17
Dependent Claim
23 words
The method of claim 12, wherein the step of etching further comprises: etching the void forming material above conductors to form self-aligned vias.
References Cited (Backward Citations)
US4474831A
Cited
US4835597A
Cited
JPS62144342A
Cited
US4781945A
Cited
US5204288A
Cited
US4962063A
Cited
US5244841A
Cited
US5004704A
Cited
US5188987A
Cited
US5192715A
Cited
US5119164A
Cited
US5094984A
Cited
US5268333A
Cited
US5444026A
Cited
US5250472A
Cited
US5518962A
Cited
US5278103A
Cited
US5310700A
Cited
US5508234A
Cited
US5641712A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-29 | 2001-12-29 | 2002-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-29 | 2005-12-29 | 2006-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-29 | 2009-12-29 | 2010-06-30 | $7700.00 | Window Closed / Lapsed |