US5753547A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Formation of a cylindrical polysilicon module in dram technology
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1997-01-28
•
Granted: 1998-05-19
•
Expires: 2017-01-28
Abstract
Abstract The present invention provides a method of manufacturing a stacked cylindrical capacitor having a smooth top cylindrical surface and uniform height. A first insulating layer 20 is formed over the substrate 10. A barrier layer 22 having an opening 23 is formed over a first insulating layer 20 on a substrate. A second insulating layer 24 composed of silicon oxide is formed on the barrier layer 22. The second insulating layer 24 and the first insulating layer 20 are patterned forming a first cylindrical opening 26 exposing the active region of the substrate 10 and forming a second cylindrical opening 30 in the second insulating layer 24 that exposes portions of the barrier layer 22. A conformal polysilicon layer 34 is formed over the resultant surface and the walls of the cylindrical openings 26 30. A planarizing layer 36 is formed over the resulting surface and then etched back forming a planarizing plug 36A that partially fills the second cylindrical opening 30A. A third insulation layer 40 is formed over resultant surface. The third insulating layer 40 and the polysilicon layer 34 are isotropically etched back forming a cylindrical bottom electrode 44 with a smooth top surface 44A. The smooth top electrode surface 44A increases the breakdown voltage to the capacitor.
Inventors
- 👤 Tse-Liang Ying
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:51
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/30; H10B12/31; H10B12/318
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
285 words
A method of fabricating a cylindrical polysilicon capacitor in a DRAM cell comprising: a) providing spaced field oxide regions on a substrate, said substrate having active regions surrounded by said spaced field oxide regions on said substrate; b) forming a first insulating layer over said substrate; c) forming a barrier layer over said first insulating layer, said barrier layer having an opening over said active regions on said substrate; d) forming a second insulating layer over said barrier layer; e) patterning said second insulating layer and said first insulating layer forming a first cylindrical opening exposing said active region of said substrate and forming a second cylindrical opening in said second insulating layer exposing portions of said barrier layer; f) forming a conformal polysilicon layer over said substrate, said first insulating layer, said barrier layer, and said second insulating layer; g) forming a planarizing layer on said conformal polysilicon layer, said planarizing layer filling said first cylindrical opening and said second cylindrical opening; h) etching said planarizing layer forming a planarizing plug in said first cylindrical opening and partially filling said second cylindrical opening, said planarizing plug having a top surface that is lower than the top surface of said second insulating layer; i) forming a third insulation layer over said polysilicon layer and over said planarizing plug; j) etching said third insulating layer and said conformal polysilicon layer, the etch leaving a third insulating layer plug over said planarizing plug in said second cylindrical opening, and etching and removing said conformal polysilicon layer on the top surface of said second insulating layer thus forming a cylindrical bottom electrode; and k) removing said third insulating layer plug, said second insulating layer, and said planarizing plug.
Claim 2
Independent Claim
285 words
A method of fabricating a cylindrical polysilicon capacitor in a DRAM cell comprising: a) providing spaced field oxide regions on a substrate, said substrate having active regions surrounded by said spaced field oxide regions on said substrate; b) forming a first insulating layer over said substrate; c) forming a barrier layer over said first insulating layer, said barrier layer having an opening over said active regions on said substrate; d) forming a second insulating layer over said barrier layer; e) patterning said second insulating layer and said first insulating layer forming a first cylindrical opening exposing said active region of said substrate and forming a second cylindrical opening in said second insulating layer exposing portions of said barrier layer; f) forming a conformal polysilicon layer over said substrate, said first insulating layer, said barrier layer, and said second insulating layer; g) forming a planarizing layer on said conformal polysilicon layer, said planarizing layer filling said first cylindrical opening and said second cylindrical opening; h) etching said planarizing layer forming a planarizing plug in said first cylindrical opening and partially filling said second cylindrical opening, said planarizing plug having a top surface that is lower than the top surface of said second insulating layer; i) forming a third insulation layer over said polysilicon layer and over said planarizing plug; j) etching said third insulating layer and said conformal polysilicon layer, the etch leaving a third insulating layer plug over said planarizing plug in said second cylindrical opening, and etching and removing said conformal polysilicon layer on the top surface of said second insulating layer thus forming a cylindrical bottom electrode; and k) removing said third insulating layer plug, said second insulating layer, and said planarizing plug.
Claim 3
Dependent Claim
32 words
The method of claim 1 wherein step (j) the etch comprises a dry isotropic etch where the etch rate of said third insulating layer and said conformal polysilicon layer are within ±10%.
Claim 4
Dependent Claim
51 words
The method of claim 1 wherein step (j) the etch comprises a two step etch: the first etch step comprising a dry anisotropic etch, and the second etch step comprising a dry isotropic etch where the etch rate of said third insulating layer and said conformal polysilicon layer are within ±10%.
Claim 5
Dependent Claim
87 words
The method of claim 1 wherein step (j) said etch comprises a two step etch performed in an etcher; the etch first step comprising a dry anisotropic etch and stops at the top surface of said conformal polysilicon layer, and the second etch step comprising a dry isotropic etch; where the etch rates of the second insulating layer, said third insulating layer, and said conformal polysilicon layer are within about ±10% and said second insulating layer and said third insulation layer are formed of the same materials.
Claim 6
Dependent Claim
78 words
The method of claim 1 wherein step (j) said etch comprises a two step etch; the etch first step comprising a dry anisotropic etch and stops at the top surface of said conformal polysilicon layer; and the second etch step comprising a dry isotropic etch; where the etch rates of the second insulating layer, said third insulating layer, and said conformal polysilicon layer are within about ±10% and the two step etch is performed in a single etcher.
Claim 7
Dependent Claim
69 words
The method of claim 1 wherein said first insulating layer is formed by a TEOS process and has a thickness in a range of between about 1000 and 6000 Å; and said planarizing layer is composed of spin on glass; and said first insulating layer is composed of silicon oxide; and said barrier layer is composed of silicon nitride and said second insulating layer is composed of silicon oxide.
Claim 8
Dependent Claim
22 words
The method of claim 1 wherein said barrier layer has a thickness in a range of between about 50 and 3000 Å.
Claim 9
Dependent Claim
41 words
The method of claim 1 wherein said second insulating layer having a thickness in a range of between about 1000 and 6000 Å and where said second insulating layer has a thickness to that defines the height of said polysilicon cylinder.
Claim 10
Dependent Claim
68 words
The method of claim 1 wherein the patterning of said second insulating layer and said first insulating layer comprises forming a first photoresist layer having a first photoresist opening defining said first cylindrical opening and reactive ion etching said second insulating layer forming said second cylindrical opening; and using said barrier layer as an etch mask, reactive ion etching said first insulating layer forming said first cylindrical opening.
Claim 11
Dependent Claim
104 words
The method of claim 1 wherein said conformal polysilicon layer has a thickness in a range of between about 300 and 1500 Å and an impurity doping in a range of between about 1E15 and 1E22 atoms/cm 3 and said planarizing layer has a thickness in a range of between about 3000 and 8000 Å, and said third insulation layer is composes of the same material as said second insulating layer and has a thickness in a range of between about 200 and 12,000 Å and said third insulating layer plug having a thickness in a range of between about 1500 and 3000 Å.
Claim 12
Independent Claim
294 words
A method of fabricating a cylindrical polysilicon capacitor in a DRAM cell comprising: a) providing spaced field oxide regions on a substrate, said substrate having active regions surrounded by said spaced field oxide regions on said substrate; b) forming a first insulating layer composed of silicon oxide over said substrate; c) forming a barrier layer composed of silicon nitride over said first insulating layer, said barrier layer having an opening over said active regions on said substrate; d) forming a second insulating layer composed of silicon oxide on said barrier layer; e) patterning said second insulating layer and said first insulating layer forming a first cylindrical opening exposing said active region of said substrate and forming a second cylindrical opening in said second insulating layer exposing portions of said barrier layer; f) forming a conformal polysilicon layer on said substrate, said first insulating layer, said barrier layer, and said second insulating layer; g) forming a planarizing layer on said polysilicon layer, said planarizing layer filling said first cylindrical opening and said second cylindrical opening; h) etching said planarizing layer forming a planarizing plug in said first cylindrical opening and partially filling said second cylindrical opening, said planarizing plug having a top surface that is lower than the top surface of said second insulating layer; i) forming a third insulation layer composed of silicon oxide over said polysilicon layer and over said planarizing plug; j) etching said third insulating layer, the etch leaving a third insulating layer plug on said planarizing plug, in said second cylindrical opening, and etching and removing said conformal polysilicon layer on the top surface of said second insulating layer forming a cylindrical bottom electrode; and k) removing said third insulating layer plug, said second insulating layer, and said planarizing plug.
Claim 13
Independent Claim
294 words
A method of fabricating a cylindrical polysilicon capacitor in a DRAM cell comprising: a) providing spaced field oxide regions on a substrate, said substrate having active regions surrounded by said spaced field oxide regions on said substrate; b) forming a first insulating layer composed of silicon oxide over said substrate; c) forming a barrier layer composed of silicon nitride over said first insulating layer, said barrier layer having an opening over said active regions on said substrate; d) forming a second insulating layer composed of silicon oxide on said barrier layer; e) patterning said second insulating layer and said first insulating layer forming a first cylindrical opening exposing said active region of said substrate and forming a second cylindrical opening in said second insulating layer exposing portions of said barrier layer; f) forming a conformal polysilicon layer on said substrate, said first insulating layer, said barrier layer, and said second insulating layer; g) forming a planarizing layer on said polysilicon layer, said planarizing layer filling said first cylindrical opening and said second cylindrical opening; h) etching said planarizing layer forming a planarizing plug in said first cylindrical opening and partially filling said second cylindrical opening, said planarizing plug having a top surface that is lower than the top surface of said second insulating layer; i) forming a third insulation layer composed of silicon oxide over said polysilicon layer and over said planarizing plug; j) etching said third insulating layer, the etch leaving a third insulating layer plug on said planarizing plug, in said second cylindrical opening, and etching and removing said conformal polysilicon layer on the top surface of said second insulating layer forming a cylindrical bottom electrode; and k) removing said third insulating layer plug, said second insulating layer, and said planarizing plug.
Claim 14
Dependent Claim
32 words
The method of claim 11 wherein step (j) the etch comprises a dry isotropic etch where the etch rate of said third insulating layer and said conformal polysilicon layer are within ±10%.
Claim 15
Dependent Claim
51 words
The method of claim 11 wherein step (j) the etch comprises a two step etch: the first etch step comprising a dry anisotropic etch, and the second etch step comprising a dry isotropic etch where the etch rate of said third insulating layer and said conformal polysilicon layer are within ±10%.
Claim 16
Dependent Claim
87 words
The method of claim 11 wherein step (j) said etch comprises a two step etch performed in an etcher; the etch first step comprising a dry anisotropic etch and stops at the top surface of said conformal polysilicon layer, and the second etch step comprising a dry isotropic etch where the etch rates of said second insulating layer, said third insulating layer, and said conformal polysilicon layer are within about ±10% and said second insulating layer and said third insulation layer are formed of the same materials.
Claim 17
Dependent Claim
87 words
The method of claim 11 wherein step (j) said etch comprises a two step etch performed in an etcher; the etch first step comprising a dry anisotropic etch and stops at the top surface of said conformal polysilicon layer, and the second etch step comprising a dry isotropic etch where the etch rates of said second insulating layer, said third insulating layer, and said conformal polysilicon layer are within about ±10% and said second insulating layer and said third insulation layer are formed of the same materials.
Claim 18
Dependent Claim
78 words
The method of claim 11 wherein step (j) said etch comprises a two step etch; the etch first step comprising a dry anisotropic etch and stops at the top surface of said conformal polysilicon layer, and the second etch step comprising a dry isotropic etch where the etch rates of said second insulating layer, said third insulating layer, and said conformal polysilicon layer are within about ±10% and the two step etch is performed in a single etcher.
Claim 19
Dependent Claim
110 words
The method of claim 11 wherein said first insulating layer is formed by a TEOS process and has a thickness in a range of between about 1000 and 6000 Å and said planarizing layer is composed of spin on glass; and said second insulating layer having a thickness in a range of between about 1000 and 6000 Å and where said second insulating layer has a thickness to that defines the height of said polysilicon cylinder; and said conformal polysilicon layer having a thickness in a range of between about 300 and 1500 Å and an impurity doping in a range of between about 1E15 and 1E22 atoms/cm 3 .
Claim 20
Dependent Claim
22 words
The method of claim 11 wherein said planarizing layer has a thickness in a range of between about 3000 and 8000 Å.
Claim 21
Dependent Claim
42 words
The method of claim 11 wherein said third insulation layer has a thickness in a range of between about 200 and 12,000 Å and said third insulating layer plug having a thickness in a range of between about 1500 and 3000 Å.
Claim 22
Dependent Claim
30 words
The method of claim 11 which further includes after step (e) chemically cleaning the surfaces of said substrate, said first insulating layer, said barrier layer and said second insulating layer.
References Cited (Backward Citations)
US5185282A
Cited
US5236859A
Cited
US5279983A
Cited
US5250472A
Cited
US5498562A
Cited
US5516719A
Cited
US5543346A
Cited
US5500384A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-18 | 2001-11-17 | 2002-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-18 | 2005-11-17 | 2006-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-18 | 2009-11-17 | 2010-05-19 | $7700.00 | Window Closed / Lapsed |