US5752062A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and system for performance monitoring through monitoring an order of processor events during execution in a processing system
Assignee: International Business Machines Corp
•
Filing: 1995-10-02
•
Granted: 1998-05-12
•
Expires: 2015-10-02
Abstract
Abstract A method and system for reconstructing a relationship among events in a processing system, the processing system including at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, includes controlling a mode of updating the at least one PMC through a bit set within the at least one MMCR, the bit set having a plurality of logic levels. Further included are determining if the bit set is at a first logic level, and placing the at least one PMC in a history mode if the bit set is at the first logic level.
Inventors
- 👤 Frank Carl Gover
- 👤 Frank Eliot Levine
- 👤 Edward Hugh Welbon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 05:03
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/30; G06F11/34; G06F11/3466; G06F11/3409; G06F11/3476; G06F2201/00; G06F2201/86; G06F2201/88; G06F2201/885
Claims Analysis
Total Claims: 40
Claim 1
Independent Claim
100 words
A method for reconstructing a relationship among events in a processing system, the processing system including at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the method comprising: (a) controlling a mode of updating the at least one PMC through a bit set within the at least one MMCR; (b) determining if the bit set is at a first logic level; and (c) placing the at least one PMC in a history mode if the bit set is at the first logic level.
Claim 2
Independent Claim
100 words
A method for reconstructing a relationship among events in a processing system, the processing system including at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the method comprising: (a) controlling a mode of updating the at least one PMC through a bit set within the at least one MMCR; (b) determining if the bit set is at a first logic level; and (c) placing the at least one PMC in a history mode if the bit set is at the first logic level.
Claim 3
Dependent Claim
18 words
The method of claim 1 wherein the bit set comprises at least two bits of the one MMCR.
Claim 4
Dependent Claim
16 words
The method of claim 1 wherein the bit set comprises one bit of the one MMCR.
Claim 5
Dependent Claim
31 words
The method of claim 3 in which the one bit which includes a first logic level which comprises a history mode and a second logic level which comprises a counting mode.
Claim 6
Dependent Claim
28 words
The method of claim 2 wherein the first logic level comprises a high logic level for each bit of the at least two bits of the bit set.
Claim 7
Dependent Claim
12 words
The method of claim 1 wherein there are a plurality of PMCs.
Claim 8
Dependent Claim
28 words
The method of claim 6 in which the bit set comprises one bit referred to as the control bit, control PMCn, for each of the plurality of PMCs.
Claim 9
Dependent Claim
59 words
The method of claim 7 further comprising: determining if each of the control PMCns is at a first or a second logic level; and placing a PMC in history mode if its associated control PMCn is at the first logic level and placing the PMC in counting mode if its associated control PMCn is at the second logic level.
Claim 10
Dependent Claim
28 words
The method of claim 7 wherein the second logic level comprises a low logic level for each bit of the at least two bits of the bit set.
Claim 11
Dependent Claim
45 words
The method of claim 7 further comprising: determining whether the bit set is at a third logic level; and placing a first PMC in a counting mode and the remaining PMCs in the history mode when the bit set is at the third logic level.
Claim 12
Dependent Claim
48 words
The method of claim 10 wherein the third logic level comprises a low logic level for a first bit of the at least two bits of the bit set and a high logic level for a second bit of the at least two bits of the bit set.
Claim 13
Dependent Claim
45 words
The method of claim 11 further comprising: determining whether the bit set is at a fourth logic level; and placing the first PMC in the history mode and the remaining PMCs in the counting mode when the bit set is at the fourth logic level.
Claim 14
Dependent Claim
48 words
The method of claim 12 wherein the fourth logic level comprises a high logic level for a first bit of the at least two bits of the bit set and a low logic level for a second bit of the at least two bits of the bit set.
Claim 15
Dependent Claim
62 words
The method of claim 13 wherein the history mode comprises: shifting data in each PMC placed in the history mode one bit for each cycle of a predetermined sampling period; and determining whether a predetermined event has occurred during each cycle, wherein when the predetermined event has occurred, a least significant bit of the PMC is set to a high logic level.
Claim 16
Dependent Claim
16 words
The method of claim 14 in which the predetermined event is a count of some items.
Claim 17
Dependent Claim
16 words
The method of claim 15 in which the predetermined event is the number of instructions dispatched.
Claim 18
Dependent Claim
23 words
The method of claim 16 further comprising: (d) analyzing the data of each PMC in history mode to reconstruct a relationship among events.
Claim 19
Dependent Claim
27 words
The method of claim 16 further comprising: (e) altering at least one source of system degradation according to the analyzed data to improve the processing system performance.
Claim 20
Independent Claim
102 words
A system for reconstructing a relationship among events in a processing system, the processing system including at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the system comprising a circuit for controlling a mode of updating the at least one PMC through a bit set within the at least one MMCR; for determining if the bit set is at a first logic level; and for placing the at least one PMC in a history mode if the bit set is at the first logic level.
Claim 21
Independent Claim
102 words
A system for reconstructing a relationship among events in a processing system, the processing system including at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the system comprising a circuit for controlling a mode of updating the at least one PMC through a bit set within the at least one MMCR; for determining if the bit set is at a first logic level; and for placing the at least one PMC in a history mode if the bit set is at the first logic level.
Claim 22
Dependent Claim
18 words
The system of claim 19 wherein the bit set comprises at least two bits of the one MMCR.
Claim 23
Dependent Claim
16 words
The system of claim 19 wherein the bit set comprises one bit of the one MMCR.
Claim 24
Dependent Claim
32 words
The system of claim 21 in which the at least one bit which includes a first logic level which comprises a history mode and a logic level which comprises a counting mode.
Claim 25
Dependent Claim
28 words
The system of claim 20 wherein the first logic level comprises a high logic level for each bit of the at least two bits of the bit set.
Claim 26
Dependent Claim
12 words
The system of claim 19 wherein there are a plurality of PMCs.
Claim 27
Dependent Claim
26 words
The system of claim 24 in which the bit set comprises one bit referred to as a control PMCn for each of the plurality of PMCS.
Claim 28
Dependent Claim
63 words
The system of claim 25 in which the circuit further provides for determining if each control PMCns is at a first or a second logic level; and for placing a PMC in history mode if its associated control PMCn is at a first logic level and placing the PMC in counting mode if its associated control PMCn is at a second logic level.
Claim 29
Dependent Claim
28 words
The system of claim 26 wherein the second logic level comprises a low logic level for each bit of the at least two bits of the bit set.
Claim 30
Dependent Claim
51 words
The system of claim 26 in which the circuit further provides for determining whether the bit set is at a third logic level; and for placing a first PMC in a counting mode and the remaining PMCs in the history mode when the bit set is at the third logic level.
Claim 31
Dependent Claim
49 words
The system of claim 28 in which the circuit further provides for a low logic level for a first bit of the at least two bits of the bit set and a high logic level for a second bit of the at least two bits of the bit set.
Claim 32
Dependent Claim
51 words
The system of claim 29 in which the circuit further provides for determining whether the bit set is at a fourth logic level; and for placing the first PMC in the history mode and the remaining PMCs in the counting mode when the bit set is at the fourth logic level.
Claim 33
Dependent Claim
49 words
The system of claim 30 in which the circuit further provides for a high logic level for a first bit of the at least two bits of the bit set and a low logic level for a second bit of the at least two bits of the bit set.
Claim 34
Dependent Claim
65 words
The system of claim 31 in which the circuit further provides for shifting data in each PMC placed in the history mode one bit for each cycle of a predetermined sampling period; and for determining whether a predetermined event has occurred during each cycle, wherein when the predetermined event has occurred, a least significant bit of the PMC is set to a high logic level.
Claim 35
Dependent Claim
16 words
The system of claim 32 in which the predetermined event is a count of some items.
Claim 36
Dependent Claim
16 words
The system of claim 33 in which the predetermined event is the number of instructions dispatched.
Claim 37
Dependent Claim
27 words
The system of claim 34 in which the circuit further provides for analyzing the data of each PMC in history mode to reconstruct a relationship among events.
Claim 38
Dependent Claim
31 words
The system of claim 34 in which the circuit further provides for altering at least one source of system degradation according to the analyzed data to improve the processing system performance.
Claim 39
Dependent Claim
77 words
A computer readable medium containing program instructions for: (a) controlling a mode of updating at least one performance monitor counter (PMC) by a bit set within at least one monitor mode control register (MMCR), the bit set having a plurality of logic levels; (b) determining if the bit set is at a first logic level; and (c) placing the at least one PMC in a history mode if the bit set is at the first logic level.
Claim 40
Dependent Claim
77 words
A computer readable medium containing program instructions for: (a) controlling a mode of updating at least one performance monitor counter (PMC) by a bit set within at least one monitor mode control register (MMCR), the bit set having a plurality of logic levels; (b) determining if the bit set is at a first logic level; and (c) placing the at least one PMC in a history mode if the bit set is at the first logic level.
References Cited (Backward Citations)
US3707725A
Cited
US3702005A
Cited
US3728692A
Cited
US3771144A
Cited
US3818458A
Cited
US3828324A
Cited
US3905023A
Cited
US4010448A
Cited
US4326266A
Cited
US4409654A
Cited
EP0035647A2
Cited
US4653018A
Cited
US4517643A
Cited
US4435759A
Cited
US4517641A
Cited
US4644462A
Cited
US4594655A
Cited
US4807115A
Cited
US5103394A
Cited
US4845615A
Cited
US4868735A
Cited
US4748587A
Cited
US5021945A
Cited
US4924376A
Cited
US5047919A
Cited
US4740969A
Cited
US4821178A
Cited
US5060148A
Cited
US4814976A
Cited
US4814976C1
Cited
US4905171A
Cited
US5019967A
Cited
US5193179A
Cited
US5101341A
Cited
US5297267A
Cited
US5204956A
Cited
US5146598A
Cited
US5125092A
Cited
US5218158A
Cited
US5052026A
Cited
US5361362A
Cited
US5168563A
Cited
US5201043A
Cited
US5150468A
Cited
US5197137A
Cited
US5361337A
Cited
US5129043A
Cited
US5075846A
Cited
US5218704A
Cited
US5185871A
Cited
US5179702A
Cited
US5317701A
Cited
US5440750A
Cited
US5355501A
Cited
US5367473A
Cited
US5193167A
Cited
US5367705A
Cited
US5313616A
Cited
US5265255A
Cited
US5193181A
Cited
US5347647A
Cited
US5261063A
Cited
US5257354A
Cited
US5355487A
Cited
US5404552A
Cited
US5317740A
Cited
US5307504A
Cited
US5297274A
Cited
US5280593A
Cited
US5164969A
Cited
US5301312A
Cited
US5297275A
Cited
US5274818A
Cited
US5594864A
Cited
US5450349A
Cited
US5301323A
Cited
US5506975A
Cited
EP0605867A1
Cited
US5473754A
Cited
US5539907A
Cited
US5581482A
Cited
US5564015A
Cited
US5537541A
Cited
US5557548A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-11 | 2001-11-10 | 2002-05-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-11 | 2005-11-10 | 2006-05-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-11 | 2009-11-10 | 2010-05-12 | $7700.00 | Window Closed / Lapsed |