Patent US5751976A successfully refreshed from Google Patents.
US5751976A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus system for use with information processing apparatus
Assignee: Hitachi Ltd
•
Filing: 1996-02-15
•
Granted: 1998-05-12
•
Expires: 2016-02-15
Abstract
Abstract A processor bus linked with at least a processor, a memory bus linked with a main memory, and a system bus linked with at least an input/output device are connected to a three-way connection control system. The control system includes a bus-memory connection controller connected to address buses and control buses respectively of the processor, memory, and system buses to transfer address and control signals therebetween. The control system further includes a data path switch connected to data buses respectively of the processor, memory, and system buses to transfer data via the data buses therebetween depending on the data path control signal.
Inventors
- 👤 Koichi Okazawa
- 👤 Koichi Kimura
- 👤 Hitoshi Kawaguchi
- 👤 Ichiharu Aburano
- 👤 Kazushi Kobayashi
- 👤 Tetsuya Mochida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 05:56
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G06F13/4027
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
273 words
A data processing system comprising: a processor; a processor bus coupled to said processor, said processor bus comprising a data bus, an address bus and a control bus; a main memory; a memory bus coupled to said main memory, said memory bus comprising a data bus, an address bus and a control bus; a device; a system bus coupled to said device, said system bus comprising a data bus, an address bus and a control bus; and a three-way connection controller coupled to said processor bus, said memory bus and said system bus, said three-way controller controlling data transfer among said processor, said main memory and said device, and for executing arbitration control by outputting a grant signal via a grant line granting said bus mastership of said system bus to said device, wherein said three-way connection controller controls said data bus of said system bus to selectively inhibit latching of data on said system bus of first data being latched for transfer on said processor bus and said memory bus during transferring of said first data between said processor and said main memory, said data bus of said processor bus to selectively inhibit latching of data on said processor bus of second data being latched for transfer on said memory bus and said system bus during transferring of said second data between said memory and said device, and said data bus of said memory bus to selectively inhibit latching of data on said memory bus of third data being latched for transfer on said processor bus and said system bus during transferring of said third data between said processor and said device.
Claim 2
Dependent Claim
273 words
A data processing system comprising: a processor; a processor bus coupled to said processor, said processor bus comprising a data bus, an address bus and a control bus; a main memory; a memory bus coupled to said main memory, said memory bus comprising a data bus, an address bus and a control bus; a device; a system bus coupled to said device, said system bus comprising a data bus, an address bus and a control bus; and a three-way connection controller coupled to said processor bus, said memory bus and said system bus, said three-way controller controlling data transfer among said processor, said main memory and said device, and for executing arbitration control by outputting a grant signal via a grant line granting said bus mastership of said system bus to said device, wherein said three-way connection controller controls said data bus of said system bus to selectively inhibit latching of data on said system bus of first data being latched for transfer on said processor bus and said memory bus during transferring of said first data between said processor and said main memory, said data bus of said processor bus to selectively inhibit latching of data on said processor bus of second data being latched for transfer on said memory bus and said system bus during transferring of said second data between said memory and said device, and said data bus of said memory bus to selectively inhibit latching of data on said memory bus of third data being latched for transfer on said processor bus and said system bus during transferring of said third data between said processor and said device.
Claim 3
Dependent Claim
28 words
The information processing system according to claim 1, wherein at least one of said processor bus, said memory bus and said system bus is an address/data multiplexed bus.
Claim 4
Dependent Claim
28 words
The information processing system according to claim 1, wherein at least one of said processor bus, said memory bus and said system bus is an address/data multiplexed bus.
Claim 5
Dependent Claim
51 words
The data processing system according to claim 1, wherein said grant line is connected to said three-way connection controller and said control bus of said system bus, said grant line for transferring a grant signal from said three-way connection controller to said device via said control bus of said system bus.
Claim 6
Dependent Claim
191 words
A data processing system comprising: a processor; a processor bus coupled to said processor, said processor bus comprising a data bus, an address bus and a control bus; a main memory; a memory bus coupled to said main memory, said memory bus comprising a data bus, an address bus and a control bus; a device; a system bus coupled to said device, said system bus comprising a data bus, an address bus and a control bus; and a three-way connection controller coupled to said processor bus, and said memory bus and said system bus, said three-way controller controlling data transfer among said processor, said main memory and said device, and for executing arbitration control by outputting a grant signal via a grant line granting said bus mastership of said system bus to said device, wherein said three-way connection controller controls said data bus of said system bus to selectively disable data placement on said system bus of data being enabled for transfer on said processor bus and said memory bus during transferring of data between said processor and said memory, while selectively enabling transfer of other data on said system bus.
Claim 7
Dependent Claim
191 words
A data processing system comprising: a processor; a processor bus coupled to said processor, said processor bus comprising a data bus, an address bus and a control bus; a main memory; a memory bus coupled to said main memory, said memory bus comprising a data bus, an address bus and a control bus; a device; a system bus coupled to said device, said system bus comprising a data bus, an address bus and a control bus; and a three-way connection controller coupled to said processor bus, and said memory bus and said system bus, said three-way controller controlling data transfer among said processor, said main memory and said device, and for executing arbitration control by outputting a grant signal via a grant line granting said bus mastership of said system bus to said device, wherein said three-way connection controller controls said data bus of said system bus to selectively disable data placement on said system bus of data being enabled for transfer on said processor bus and said memory bus during transferring of data between said processor and said memory, while selectively enabling transfer of other data on said system bus.
Claim 8
Dependent Claim
181 words
A data processing system comprising: a processor; a processor bus coupled to said processor, said processor bus comprising a data bus, an address bus and a control bus; a main memory; a memory bus coupled to said main memory, said memory bus comprising a data bus, an address bus and a control bus; a device; a system bus coupled to said device, said system bus comprising a data bus, an address bus and a control bus; and a three-way connection controller coupled to said processor bus, and said memory bus and said system bus, said three-way controller controlling data transfer among said processor, said main memory and said device, and for executing arbitration control by outputting a grant signal via a grant line granting said bus mastership of said system bus to said device, wherein said three-way connection controller controls said data bus of said memory bus to selectively disable data placement on said memory bus of data being enabled for transfer on said processor bus and said system bus during transferring of said data between said processor and said device.
Claim 9
Dependent Claim
181 words
A data processing system comprising: a processor; a processor bus coupled to said processor, said processor bus comprising a data bus, an address bus and a control bus; a main memory; a memory bus coupled to said main memory, said memory bus comprising a data bus, an address bus and a control bus; a device; a system bus coupled to said device, said system bus comprising a data bus, an address bus and a control bus; and a three-way connection controller coupled to said processor bus, and said memory bus and said system bus, said three-way controller controlling data transfer among said processor, said main memory and said device, and for executing arbitration control by outputting a grant signal via a grant line granting said bus mastership of said system bus to said device, wherein said three-way connection controller controls said data bus of said memory bus to selectively disable data placement on said memory bus of data being enabled for transfer on said processor bus and said system bus during transferring of said data between said processor and said device.
References Cited (Backward Citations)
US4016546A
Cited
US4695944A
Cited
EP0141302A2
Cited
US4665483A
Cited
US4700348A
Cited
EP0191939A1
Cited
US4780813A
Cited
US4851990A
Cited
US4945540A
Cited
US4982321A
Cited
US5003465A
Cited
US4945267A
Cited
US5274795A
Cited
US5483642A
Cited
US5506973A
Cited
US5359715A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-11 | 2001-11-10 | 2002-05-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-11 | 2005-11-10 | 2006-05-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-11 | 2009-11-10 | 2010-05-12 | $7700.00 | Window Closed / Lapsed |