Patent US5737765A successfully refreshed from Google Patents.
US5737765A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic system with circuitry for selectively enabling access to configuration registers used by a memory controller
Assignee: Texas Instruments Inc
•
Filing: 1995-06-07
•
Granted: 1998-04-07
•
Expires: 2015-06-07
Abstract
Abstract An electronic system, such as a computer system, in which access to configuration registers used by a memory controller, is selectively enabled. The disclosed system includes a single integrated circuit microprocessor unit that includes a microprocessor core, a memory controller circuit, a bus bridge circuit, and configuration registers. The microprocessor unit is connected to external dynamic random access memory (DRAM). The memory controller circuit is operable to perform an operation utilizing current information in one or more of the configuration registers. The bus bridge circuit includes a request logic circuit for supplying a request output signaling an impending access to one or more of the configuration registers. The memory controller circuit includes a reply logic circuit for supplying a reply output back to the request logic circuit after the operation utilizing current configuration register information is completed. The request logic includes an enable circuit responsive to the reply output to then enable the impending access to the configuration registers. The electronic system may also include one or more additional integrated circuit devices, such as may include a direct memory access (DMA) circuit and a bus bridge interface circuit for bidirectional communication with the microprocessor unit. The microprocessor unit may also include a first level write-through cache in combination with a significantly smaller second level write-back cache. The disclosed microprocessor unit also includes circuitry for determining memory bank size and memory address type.
Inventors
- 👤 Akio Shigeeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 17:58
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/16; G06F1/1613; G06F1/1615; G06F1/1616; G06F1/1632; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F12/0684; G06F12/08; G06F12/0802; G06F12/0804; G06F12/0893; G06F12/0897; G06F12/14; G06F12/1416; G06F12/1425; G06F12/1441; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/161; G06F13/1636; G06F13/1668; G06F13/1694; G11; G11C; G11C8/00; G11C8/12
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
181 words
An electronic system comprising: a memory; and a microprocessor unit coupled to the memory and to a system bus, the microprocessor unit comprising: a memory controller circuit coupled to said memory configuration registers for storing configuration information for use by said memory controller circuit in performing accesses to the memory; and a bus bridge circuit coupled to said system bus for transferring addresses and data, and comprising: a request logic circuit for generating, responsive to at least one of the addresses, a write request signal to said memory controller circuit signaling an impending write access to at least one of said configuration registers; and an enable circuit for enabling a write access to at least one of said configuration registers responsive to receiving a reply signal; wherein said memory controller circuit includes a reply logic circuit for generating the reply signal responsive to the combination of the write request signal from said request logic circuit and a signal in the memory controller indicating the absence of a pending memory operation utilizing current information in at least one of said configuration registers.
Claim 2
Dependent Claim
181 words
An electronic system comprising: a memory; and a microprocessor unit coupled to the memory and to a system bus, the microprocessor unit comprising: a memory controller circuit coupled to said memory configuration registers for storing configuration information for use by said memory controller circuit in performing accesses to the memory; and a bus bridge circuit coupled to said system bus for transferring addresses and data, and comprising: a request logic circuit for generating, responsive to at least one of the addresses, a write request signal to said memory controller circuit signaling an impending write access to at least one of said configuration registers; and an enable circuit for enabling a write access to at least one of said configuration registers responsive to receiving a reply signal; wherein said memory controller circuit includes a reply logic circuit for generating the reply signal responsive to the combination of the write request signal from said request logic circuit and a signal in the memory controller indicating the absence of a pending memory operation utilizing current information in at least one of said configuration registers.
Claim 3
Dependent Claim
61 words
The system of claim 1, wherein the reply logic circuit comprises: memory access logic circuitry, for generating a pending memory access signal responsive to the memory controller circuit issuing a memory access request signal or a memory refresh signal; and reply signal generating logic, coupled to receive the pending memory access signal and the request signal, for generating the reply signal.
Claim 4
Dependent Claim
129 words
The system of claim 2, wherein the microprocessor unit further comprises: a write-back cache memory, having a plurality of cache locations, and having a plurality of dirty bits, each dirty bit associated with one of the plurality of cache locations for indicating if its corresponding cache location contains modified data; wherein the reply logic circuit further comprises: cache status logic, coupled to the write-back cache memory to receive the state of the dirty bits, for generating a pending writeback signal to the memory access logic circuitry; and wherein the memory access logic circuitry is for generating a pending memory access signal responsive to the memory controller circuit issuing a memory access request signal or a memory refresh signal, or to the cache status logic issuing the pending writeback signal.
Claim 5
Dependent Claim
39 words
The system of claim 1, wherein the microprocessor unit further comprises: a microprocessor, coupled to the bus bridge circuit and to the memory controller, and having a processing unit operable to process digital data in accordance with computer instructions.
Claim 6
Dependent Claim
17 words
The system of claim 4, wherein said microprocessor unit is implemented on a single integrated circuit chip.
Claim 7
Dependent Claim
23 words
The system of claim 4, further comprising: a single-chip electronic device coupled to said microprocessor and having circuitry for bidirectional data communication therewith.
Claim 8
Dependent Claim
37 words
The system of claim 6, wherein said single-chip electronic device includes a direct memory access circuit and a bus bridge interface circuit coupling said direct memory access circuit to said bus bridge circuit in said microprocessor unit.
Claim 9
Dependent Claim
34 words
The system of claim 1, wherein the information stored by the configuration registers comprises memory access timing and memory address information, for use by the memory controller circuit in performing accesses to the memory.
Claim 10
Dependent Claim
50 words
The system of claim 8, wherein the memory is arranged in a plurality of banks; and wherein the configuration registers comprise a plurality of memory array type registers, each for storing a code indicating a column address width for an associated one of the plurality of banks in the memory.
Claim 11
Dependent Claim
25 words
The system of claim 8, wherein the configuration registers comprise a timing control register, for storing a code indicating an access time of the memory.
Claim 12
Dependent Claim
47 words
The system of claim 8, wherein the memory is arranged in a plurality of banks; and wherein the configuration registers comprise a plurality of top memory address registers, each for storing a top memory address for an associated one of the plurality of banks in the memory.
Claim 13
Dependent Claim
54 words
The system of claim 11, wherein the memory controller circuit comprises: comparison circuitry, coupled to receive a memory address and to receive the contents of the top memory address registers, for selecting one of the plurality of banks in the memory responsive to the relationship of the memory address to the top memory addresses.
Claim 14
Dependent Claim
248 words
A computer system, comprising: a memory; a microprocessor unit coupled to the memory and to a system bus, the microprocessor unit comprising: a microprocessor having a processing unit operable to process digital data in accordance with computer instructions; a memory controller circuit coupled to the memory and to the microprocessor; configuration registers for storing configuration information for use by said memory controller circuit in performing accesses to the memory; and a bus bridge circuit coupled to the system bus and to the microprocessor, for transferring addresses and data, and comprising: a request logic circuit for generating, responsive to at least one of the addresses, a write request signal to said memory controller circuit signaling an impending write access to at least one of said configuration registers; and an enable circuit for enabling a write access to at least one of said configuration registers responsive to receiving a reply signal; wherein said memory controller circuit includes a reply logic circuit for generating the reply signal responsive to the combination of the write request signal from said request logic circuit and a signal in the memory controller indicating the absence of a pending memory operation utilizing current information in at least one of said configuration registers; and wherein the computer system further comprises: a peripheral processor unit coupled to said microprocessor unit and having circuitry for bidirectional data communication therewith; a user input interface coupled to the peripheral processor unit; and an output interface coupled to the peripheral processor unit.
Claim 15
Dependent Claim
248 words
A computer system, comprising: a memory; a microprocessor unit coupled to the memory and to a system bus, the microprocessor unit comprising: a microprocessor having a processing unit operable to process digital data in accordance with computer instructions; a memory controller circuit coupled to the memory and to the microprocessor; configuration registers for storing configuration information for use by said memory controller circuit in performing accesses to the memory; and a bus bridge circuit coupled to the system bus and to the microprocessor, for transferring addresses and data, and comprising: a request logic circuit for generating, responsive to at least one of the addresses, a write request signal to said memory controller circuit signaling an impending write access to at least one of said configuration registers; and an enable circuit for enabling a write access to at least one of said configuration registers responsive to receiving a reply signal; wherein said memory controller circuit includes a reply logic circuit for generating the reply signal responsive to the combination of the write request signal from said request logic circuit and a signal in the memory controller indicating the absence of a pending memory operation utilizing current information in at least one of said configuration registers; and wherein the computer system further comprises: a peripheral processor unit coupled to said microprocessor unit and having circuitry for bidirectional data communication therewith; a user input interface coupled to the peripheral processor unit; and an output interface coupled to the peripheral processor unit.
Claim 16
Dependent Claim
18 words
The computer system of claim 13, further comprising: a user input device coupled to the user input interface.
Claim 17
Dependent Claim
26 words
The computer system of claim 13, further comprising: a docking station coupled to the user input interface; and an input device connected to the docking station.
Claim 18
Dependent Claim
15 words
The computer system of claim 13, further comprising: a display coupled to the output interface.
Claim 19
Dependent Claim
24 words
The computer system of claim 13, further comprising: a docking station connected to the output interface; and a display connected to the docking station.
Claim 20
Dependent Claim
55 words
The computer system of claim 13, wherein the user input interface, memory, output interface, peripheral processor unit, and microprocessor unit are attached to a printed wiring board having a substantially planar board element, and having conductors near a surface thereof for interconnecting the user input interface, memory, output interface, peripheral processor unit, and microprocessor unit.
Claim 21
Dependent Claim
18 words
The computer system of claim 13, wherein said microprocessor unit is implemented on a single integrated circuit chip.
Claim 22
Dependent Claim
35 words
The computer system of claim 13, wherein the information stored by the configuration registers comprises memory access timing and memory address information, for use by the memory controller circuit in performing accesses to the memory.
References Cited (Backward Citations)
US4739473A
Cited
US5040153A
Cited
US5513331A
Cited
US5317709A
Cited
US5408129A
Cited
US5287531A
Cited
US5301292A
Cited
US5274768A
Cited
US5386567A
Cited
US5574869A
Cited
US5379384A
Cited
US5307320A
Cited
US5446869A
Cited
US5548730A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-06 | 2001-10-06 | 2002-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-06 | 2005-10-06 | 2006-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-06 | 2009-10-06 | 2010-04-07 | $7700.00 | Window Closed / Lapsed |