US5710451A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High-voltage lateral MOSFET SOI device having a semiconductor linkup region
Assignee: Philips North America LLC
•
Filing: 1996-04-10
•
Granted: 1998-01-20
•
Expires: 2016-04-10
Abstract
Abstract A Semiconductor-On-Insulator (SOI) device includes a semiconductor substrate, a buried insulating layer on the substrate, and a lateral MOSFET on the buried insulating layer. The MOSFET includes a semiconductor surface layer on the buried insulating layer and has a source region of a first conductivity type, a channel region of a second conductivity type opposite to that of the first, an insulated gate electrode over the channel region and insulated therefrom, a lateral drift region of the second conductivity type, and a drain region of the first conductivity type laterally spaced apart from the channel region by the drift region. A semiconductor linkup region of the first conductivity type is provided between the channel region and the drift region and extends substantially through the semiconductor surface layer, and the source region of the device is electrically coupled to the drift region. This device configuration is particularly useful in providing a high-voltage p-channel MOS transistor using thin SOI high-voltage technology normally associated with fabricating n-channel devices.
Inventors
- 👤 Steven L. Merchant
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 13:34
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D30/657; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6717; H10D30/6729; H10D30/673; H10D30/6733; H10D64/00; H10D64/111
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
144 words
A Semiconductor-On-Insulator (SOI) device comprising a semiconductor substrate, a buried insulating layer on said substrate, and a lateral MOSFET on said buried insulating layer, said MOSFET comprising a semiconductor surface layer on said buried insulating layer and having a source region of a first conductivity type, a channel region of a second conductivity type opposite to that of the first, an insulated gate electrode over said channel region and insulated therefrom, a lateral drift region of said second conductivity type, and a drain region of said first conductivity type and laterally spaced apart from said channel region by said drift region, characterized in that a semiconductor linkup region of said first conductivity type is provided between said channel region and said drift region and extends substantially through said semiconductor surface layer, and in that said source region is electrically coupled to said drift region.
Claim 2
Dependent Claim
144 words
A Semiconductor-On-Insulator (SOI) device comprising a semiconductor substrate, a buried insulating layer on said substrate, and a lateral MOSFET on said buried insulating layer, said MOSFET comprising a semiconductor surface layer on said buried insulating layer and having a source region of a first conductivity type, a channel region of a second conductivity type opposite to that of the first, an insulated gate electrode over said channel region and insulated therefrom, a lateral drift region of said second conductivity type, and a drain region of said first conductivity type and laterally spaced apart from said channel region by said drift region, characterized in that a semiconductor linkup region of said first conductivity type is provided between said channel region and said drift region and extends substantially through said semiconductor surface layer, and in that said source region is electrically coupled to said drift region.
Claim 3
Dependent Claim
23 words
An SOI device as in claim 1, wherein said first conductivity type is p type and said second conductivity type is n type.
Claim 4
Dependent Claim
23 words
An SOI device as in claim 1, wherein said first conductivity type is n type and said second conductivity type is p type.
Claim 5
Dependent Claim
27 words
An SOI device as in claim 1, wherein said linkup region extends from an upper surface of said semiconductor surface layer down to said buried insulating layer.
Claim 6
Dependent Claim
38 words
An SOI device as in claim 1, characterized in that at least a part of said lateral drift region between said linkup region and said drain region is thinner than a remaining part of said semiconductor surface layer.
Claim 7
Dependent Claim
55 words
An SOI device as in claim 1, characterized in that a surface insulating layer is provided on said drift region, and in that a conductive field plate is provided on said surface insulating layer and over at least a part of said drift region, said conductive field plate being electrically coupled to said drain region.
Claim 8
Dependent Claim
40 words
An SOI device as in claim 1, characterized in that a buffer region of said second conductivity type and having a higher doping concentration than that of said drift region is provided between said linkup region and said drift region.
Claim 9
Dependent Claim
38 words
An SOI device as in claim 1, characterized in that said linkup region comprises a surface region of said first conductivity type and having a higher doping concentration than that of a remaining part of said linkup region.
References Cited (Backward Citations)
US5068700A
Cited
US5138409A
Cited
US5202573A
Cited
US5240865A
Cited
US5246870A
Cited
US5300448A
Cited
US5362979A
Cited
US5412241A
Cited
DE4326846A1
Cited
US5554546A
Cited
US5633525A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-19 | 2001-07-21 | 2002-01-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-19 | 2005-07-21 | 2006-01-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-19 | 2009-07-21 | 2010-01-20 | $7700.00 | Window Closed / Lapsed |