Patent SE362223B successfully refreshed from Google Patents.
Patent US5699510A successfully refreshed from Google Patents.
US5699510A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Failure detection system for a mirrored memory dual controller disk storage system
Assignee: Hewlett Packard Development Co LP
•
Filing: 1996-05-30
•
Granted: 1997-12-16
•
Expires: 2016-05-30
Abstract
Abstract In a disk storage system having dual controllers and mirrored memory therebetween, arbitration logic associated with each controller generates state transition signals to identify the mirrored memory access status for the controller generating the signal. Each arbitration logic also monitors the state transition signals of the other. A failure in the mirrored memory system between the dual controllers is detected by one controller sensing an incorrect state transition signal communicated from the other controller. A failure is also detected by one controller not sensing a state transition signal from the other within a specified timeout period. Memory refresh cycles are tapped to cause the arbitration logic to cycle through state transition signals thereby forcing each controller to attempt a mirrored memory access on a regular basis whereby a memory system failure may be detected.
Inventors
- 👤 Mark D. Petersen
- 👤 Barry J. Oldfield
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 00:22
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/20; G06F11/2097; G06F11/1608; G06F11/1612; G06F11/1629; G06F11/1633; G06F11/2053; G06F11/2089; G11; G11C; G11C29/00; G11C29/70; G11C29/74; G06F11/0703; G06F11/0751; G06F11/0754; G06F11/0757; G06F11/1666; G06F11/28
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
186 words
A failure detection system for a computer disk storage control system having a plurality of controllers, comprising: (a) real-time mirrored memory on each controller with respect to each other controller; (b) means for communicating a first state transition signal by a first controller of the plurality of controllers to a second controller of the plurality of controllers at least upon each event of a memory refresh cycle of the first controller, wherein the first state transition signal identifies a mirrored memory access status of the first controller; (c) means for timing a predetermined interval of time in connection with and beginning concurrently with the communication of the first state transition signal from the first controller to the second controller; and, (d) means for sensing one of: (i) a second state transition signal communicated from the second controller to the first controller in response to the first state transition signal, wherein the second state transition signal identifies a valid mirrored memory access status or a failure of the second controller; and, (ii) a completion of the interval of time indicative of a failure of the second controller.
Claim 2
Dependent Claim
186 words
A failure detection system for a computer disk storage control system having a plurality of controllers, comprising: (a) real-time mirrored memory on each controller with respect to each other controller; (b) means for communicating a first state transition signal by a first controller of the plurality of controllers to a second controller of the plurality of controllers at least upon each event of a memory refresh cycle of the first controller, wherein the first state transition signal identifies a mirrored memory access status of the first controller; (c) means for timing a predetermined interval of time in connection with and beginning concurrently with the communication of the first state transition signal from the first controller to the second controller; and, (d) means for sensing one of: (i) a second state transition signal communicated from the second controller to the first controller in response to the first state transition signal, wherein the second state transition signal identifies a valid mirrored memory access status or a failure of the second controller; and, (ii) a completion of the interval of time indicative of a failure of the second controller.
Claim 3
Dependent Claim
29 words
The failure detection system of claim 1 wherein the first state transition signal is a signal indicative of a request for access to the mirrored memory of each controller.
Claim 4
Dependent Claim
25 words
The failure detection system of claim 1 further comprising means for communicating the first state transition signal upon an event of a memory access cycle.
Claim 5
Dependent Claim
42 words
The failure detection system of claim I wherein the second state transition signal is a signal indicative of a granting of access to the mirrored memory to the first controller, and whereby the second controller is denied access to the mirrored memory.
Claim 6
Dependent Claim
54 words
The failure detection system of claim 1 wherein the second state transition signal is an incorrect state transition signal relative to what the first controller expects in response to the first state transition signal communicated, whereby failure of the second controller is detected by the first controller due to the incorrect state transition signal.
Claim 7
Dependent Claim
30 words
The failure detection system of claim 1 wherein the second state transition signal is communicated from the second controller to the first controller upon sensing the first state transition signal.
Claim 8
Dependent Claim
97 words
The failure detection system of claim 1 wherein the state transition signals include signals indicative of a local controller memory access status, selected from the group consisting of: (a) being a slave, wherein access to the memory is disallowed; (b) requesting access to the memory; (c) being a master, wherein access to the memory is allowed; (d) granting memory access to a remote controller; (e) failing to being granted access to the memory by a remote controller; (f) resetting its circuitry; (g) resynchronizing its circuitry with a remote controller; and, (h) isolating communication from a remote controller.
Claim 9
Dependent Claim
42 words
The failure detection system of claim 1 further including control means on each controller for controlling access to the mirrored memory of the controller on which the control means resides, and wherein the control is based on the state transition signals generated.
Claim 10
Dependent Claim
31 words
The failure detection system of claim 8 wherein the control means includes a memory controller, buffers, and transceivers for enabling, disabling, and selecting flow direction of memory address and data signals.
Claim 11
Independent Claim
168 words
A method of detecting a memory system failure in a computer disk storage control system having first and second disk controllers and real-time mirrored memory therebetween, comprising the steps of: (a) the first controller communicating a first state transition signal to the second controller at least upon each event of a memory refresh cycle of the first controller, wherein the first state transition signal identifies a mirrored memory access status of the first controller; (b) the first controller starting a timer concurrently with the communication of the first state transition signal for timing a predetermined interval of time; and, (c) the first controller sensing one of: (i) a second state transition signal communicated from the second controller to the first controller in response to the first state transition signal, wherein the second state transition signal identifies a valid mirrored memory access status or a failure of the second controller; and, (ii) a completion of the interval of time indicative of a failure of the second controller memory system.
Claim 12
Independent Claim
168 words
A method of detecting a memory system failure in a computer disk storage control system having first and second disk controllers and real-time mirrored memory therebetween, comprising the steps of: (a) the first controller communicating a first state transition signal to the second controller at least upon each event of a memory refresh cycle of the first controller, wherein the first state transition signal identifies a mirrored memory access status of the first controller; (b) the first controller starting a timer concurrently with the communication of the first state transition signal for timing a predetermined interval of time; and, (c) the first controller sensing one of: (i) a second state transition signal communicated from the second controller to the first controller in response to the first state transition signal, wherein the second state transition signal identifies a valid mirrored memory access status or a failure of the second controller; and, (ii) a completion of the interval of time indicative of a failure of the second controller memory system.
Claim 13
Dependent Claim
21 words
The method according to claim 10 wherein the first state transition signal indicates a request for access to the mirrored memory.
Claim 14
Dependent Claim
22 words
The method according to claim 10 wherein the first state transition signal is communicated upon an event of a memory access cycle.
Claim 15
Dependent Claim
34 words
The method according to claim 10 wherein the second state transition signal grants access to the mirrored memory to the first controller, and whereby the second controller is denied access to the mirrored memory.
Claim 16
Dependent Claim
55 words
The method according to claim 10 wherein the second state transition signal is an incorrect state transition signal relative to what the first controller expects in response to the first state transition signal communicated, whereby failure of the second controller memory system is detected by the first controller due to the incorrect state transition signal.
Claim 17
Dependent Claim
21 words
The method according to claim 10 wherein the second state transition signal is communicated upon sensing the first state transition signal.
Claim 18
Dependent Claim
96 words
The method according to claim 10 wherein the state transition signals include signals indicative of a local controller memory access status, selected from the group consisting of: (a) being a slave, wherein access to the memory is disallowed; (b) requesting access to the memory; (c) being a master, wherein access to the memory is allowed; (d) granting memory access to a remote controller; (e) failing to being granted access to the memory by a remote controller; (f) resetting its circuitry; (g) resynchronizing its circuitry with a remote controller; and, (h) isolating communication from a remote controller.
Claim 19
Dependent Claim
32 words
The method according to claim 10 further including the step of controlling access to the mirrored memory by the controller on which the memory resides based on the state transition signals generated.
Claim 20
Dependent Claim
33 words
The method according to claim 17 wherein the step of controlling access includes signaling a memory controller, buffers, and transceivers for enabling, disabling, and selecting flow direction of memory address and data signals.
References Cited (Backward Citations)
US4339804A
Cited
US5193154A
Cited
US4958273A
Cited
US5204952A
Cited
US5291494A
Cited
US5226151A
Cited
US5195100A
Cited
US5212785A
Cited
US5361347A
Cited
US5155845A
Cited
US5212784A
Cited
US5155835A
Cited
US5278838A
Cited
US5237658A
Cited
US5297258A
Cited
US5287462A
Cited
US5289418A
Cited
US5388254A
Cited
US5418921A
Cited
US5459857A
Cited
US5379415A
Cited
US5437022A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-15 | 2001-06-16 | 2001-12-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-15 | 2005-06-16 | 2005-12-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-15 | 2009-06-16 | 2009-12-16 | $7700.00 | Window Closed / Lapsed |