US5204952A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Duplex processor arrangement for a switching system
Assignee: Nortel Networks Ltd
•
Filing: 1991-07-23
•
Granted: 1993-04-20
•
Expires: 2011-07-23
Abstract
Abstract The invention provides a duplex processor arrangement wherein the processors are only pseudo-synchronized to each other. Each processor is provided with its own independent clock circuit and the two clock circuits operate at the same nominal frequency. A circuit means is provided for periodically forcing a rendezvous between processors whereat a controller circuit ensures that the processors have processed the same information since the last rendezvous. Each processor comprises a match circuit including memory means connected to store address/data information related to instructions performed by the processors. Each match circuit compares the information from the processors and generates an alarm signal upon a mismatch.
Inventors
- 👤 David J. Ayers
- 👤 Jacob Guttman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 14:42
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/12; G06F15/00; G06F15/16; G06F15/163; G06F15/17
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
288 words
A method of controlling a duplex processor arrangement comprising a pair of computing circuits each comprising a processor portion and a control portion, the processor portion including a microprocessor and an associated instruction cache memory and the control portion comprising a maintenance controller, a match circuit, and an interrupt controller, the maintenance controller, match circuit and interrupt controller of each computing circuit being responsively interconnected to each other and connected to their respective processor portion as well as to respective mate circuits in the other of the computing circuits, the control portion also including an instruction counter for cyclically counting to a predetermined number instructions executed by its respective microprocessor, each of the computing circuits being driven from a respective independent clock circuit, the method comprising the steps of, each of the instruction counters counting the instructions executed by its associated microprocessor, the instruction counter to first reach the predetermined number generating a flag signal, and, the maintenance control associated with that instruction counter responding to the flag signal by inhibiting execution of further instructions by its associated microprocessor until the instruction counter of the other computing circuit has also reached the predetermined number whereby a rendezvous between the computing circuits has occurred, the inhibiting step being achieved by the maintenance controller responsive to the flag signal generating an instruction cache disable signal that causes a cache-miss cycle to occur at the processor instruction that is coincident with the flag signal and for preventing completion of the cache-miss cycle until the match circuits of the computing circuits and the maintenance controller associated with the instruction counter to first reach the predetermined number have determined that the computing circuits are at the same point in the software processing stream.
Claim 2
Independent Claim
288 words
A method of controlling a duplex processor arrangement comprising a pair of computing circuits each comprising a processor portion and a control portion, the processor portion including a microprocessor and an associated instruction cache memory and the control portion comprising a maintenance controller, a match circuit, and an interrupt controller, the maintenance controller, match circuit and interrupt controller of each computing circuit being responsively interconnected to each other and connected to their respective processor portion as well as to respective mate circuits in the other of the computing circuits, the control portion also including an instruction counter for cyclically counting to a predetermined number instructions executed by its respective microprocessor, each of the computing circuits being driven from a respective independent clock circuit, the method comprising the steps of, each of the instruction counters counting the instructions executed by its associated microprocessor, the instruction counter to first reach the predetermined number generating a flag signal, and, the maintenance control associated with that instruction counter responding to the flag signal by inhibiting execution of further instructions by its associated microprocessor until the instruction counter of the other computing circuit has also reached the predetermined number whereby a rendezvous between the computing circuits has occurred, the inhibiting step being achieved by the maintenance controller responsive to the flag signal generating an instruction cache disable signal that causes a cache-miss cycle to occur at the processor instruction that is coincident with the flag signal and for preventing completion of the cache-miss cycle until the match circuits of the computing circuits and the maintenance controller associated with the instruction counter to first reach the predetermined number have determined that the computing circuits are at the same point in the software processing stream.
Claim 3
Dependent Claim
58 words
A method as defined in claim 1 wherein each match circuit comprises buffer memories for storing data/address information related to a predetermined number of instructions performed by both computing circuits and comprising the further steps of, writing the buffer memories independently from one another and reading them out together to a comparing circuit as successive entries are matched.
Claim 4
Dependent Claim
51 words
A method as defined in claim 2 wherein each match circuit provides an alarm signal to its respective maintenance controller thereby to initiate maintenance procedures whenever a mismatch between the data/address information in the buffer memories is detected, the method further comprising the step of continuously comparing memory entries between rendezvous.
Claim 5
Dependent Claim
32 words
A method as defined in claim 3 and comprising the additional step of exclusive-ORRING the data/address information related to every instruction before storing it in the buffer memories of the match circuits.
Claim 6
Dependent Claim
39 words
A method as defined in claim 4 and comprising the further step of storing the addresses of the related exclusive-ORRED information in a separate buffer memory in the match circuits thereby enabling the generation of the original data information.
Claim 7
Dependent Claim
114 words
A method as defined in claim 1 wherein each maintenance controller has the capability of recognizing whether data on the address bus of its associated computing circuit designates an access to either an input/output port or to system memory, the method comprising the further steps of, on identification by a maintenance controller of an instruction related to an access to an input/output port, inhibiting the completion of that instruction until the match circuits of the computing circuits and the maintenance controller that identified the instruction related to an access to an input/output port have determined that the computing circuits are at the same point in the software processing stream and, resuming processing of instructions.
Claim 8
Dependent Claim
29 words
A method as defined in claim 6 and comprising the further step of resetting the instruction counter in each computing circuit upon the completion of an input/output access instruction.
Claim 9
Dependent Claim
41 words
A method as defined in claim 1 comprising the steps of continuously comparing the two sets of data resulting from the instructions executed by both computing circuits when the data becomes available and generating an alarm signal upon a mismatch therebetween.
References Cited (Backward Citations)
US3651480A
Cited
US3602900A
Cited
US3681578A
Cited
US3810119A
Cited
US4213201A
Cited
US4591977A
Cited
US4589066A
Cited
US4827401A
Cited
US4933835A
Cited
US4713755A
Cited
US4839855A
Cited
US4799140A
Cited
US4987534A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-04-19 | 1996-10-19 | 1997-04-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-04-19 | 2000-10-19 | 2001-04-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-04-19 | 2004-10-19 | 2005-04-20 | $7700.00 | Window Closed / Lapsed |