US5691654A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage level translator circuit
Assignee: Cypress Semiconductor Corp
•
Filing: 1995-12-14
•
Granted: 1997-11-25
•
Expires: 2015-12-14
Abstract
Abstract A method of limiting or translating the voltages of input signals, and of generating output signals such that the input's high state and low state differ by a different voltage than the output's high and low state. The present invention also teaches a system comprising a level translator circuit having level translators controlled by an operational amplifier or by a Zener diode that regulates the voltage level on one side of the translators, the other side of the translators being regulated by an external power supply. The operational amplifier or Zener diode, in some embodiments of the present invention, ensures that the second side of the level translators are limited to a given reference voltage. Often, a resistor is connected to the Zener diode or to the output of the operational amplifier, and in some embodiments a resistor-capacitor network removes higher-frequency components from the voltage supply. The invention includes a system level embodiment, in which the voltage level translators protect a memory and bus from voltage levels that would otherwise cause damage.
Inventors
- 👤 Gary W. Green
- 👤 Mathew R. Arcoleo
- 👤 Piyush Sevalia
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 17:06
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/0175; H03K5/00; H03K5/00006
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
131 words
A method of limiting the voltages of input signals, and of generating output signals with voltages less than or equal to a desired voltage limit, comprising the steps of: generating a reference signal and a lower rail signal, the reference signal being at a voltage equal to the sum of the lower rail voltage and the desired voltage limit; applying an input signal to an input of a digital device having a second upper rail voltage and a second lower rail voltage terminal; generating a difference signal by subtracting the output of the digital device from the reference signal; applying the difference signal to the second upper rail voltage terminal of the digital device and applying the lower rail signal to the second lower rail voltage terminal of the digital device.
Claim 2
Independent Claim
131 words
A method of limiting the voltages of input signals, and of generating output signals with voltages less than or equal to a desired voltage limit, comprising the steps of: generating a reference signal and a lower rail signal, the reference signal being at a voltage equal to the sum of the lower rail voltage and the desired voltage limit; applying an input signal to an input of a digital device having a second upper rail voltage and a second lower rail voltage terminal; generating a difference signal by subtracting the output of the digital device from the reference signal; applying the difference signal to the second upper rail voltage terminal of the digital device and applying the lower rail signal to the second lower rail voltage terminal of the digital device.
Claim 3
Dependent Claim
16 words
The method as set forth in claim 1, wherein the lower rail voltage is ground potential.
Claim 4
Independent Claim
148 words
A method of limiting the voltages of input signals, and of generating output signals with voltages less than or equal to a desired voltage limit, comprising the steps of: generating a reference signal and a lower rail signal, the reference signal being at a voltage equal to the sum of the lower rail voltage and the desired voltage limit; applying an input signal to an input of a digital device having a second upper rail voltage and a second lower rail voltage terminal; generating a difference signal by subtracting the output of the digital device from the reference signal; applying a second upper rail voltage signal to the second upper rail voltage terminal of the digital device and applying the lower rail signal to the second lower rail voltage terminal of the digital device, said second upper rail voltage signal having a voltage equal to the difference signal.
Claim 5
Independent Claim
148 words
A method of limiting the voltages of input signals, and of generating output signals with voltages less than or equal to a desired voltage limit, comprising the steps of: generating a reference signal and a lower rail signal, the reference signal being at a voltage equal to the sum of the lower rail voltage and the desired voltage limit; applying an input signal to an input of a digital device having a second upper rail voltage and a second lower rail voltage terminal; generating a difference signal by subtracting the output of the digital device from the reference signal; applying a second upper rail voltage signal to the second upper rail voltage terminal of the digital device and applying the lower rail signal to the second lower rail voltage terminal of the digital device, said second upper rail voltage signal having a voltage equal to the difference signal.
Claim 6
Dependent Claim
101 words
A voltage level translator circuit, for limiting an input signal to a desired voltage limit, comprising: a digital device receiving an input signal and providing a plurality of output signals, said digital device having an upper rail voltage terminal and a lower rail voltage terminal; a reference signal generator, generating a reference signal equal to a desired voltage limit; a differential amplifier having a first and second input, receiving the reference signal and receiving an output of the digital device, and generating a difference signal; means for applying the difference signal to the upper rail voltage terminal of the digital device.
Claim 7
Dependent Claim
101 words
A voltage level translator circuit, for limiting an input signal to a desired voltage limit, comprising: a digital device receiving an input signal and providing a plurality of output signals, said digital device having an upper rail voltage terminal and a lower rail voltage terminal; a reference signal generator, generating a reference signal equal to a desired voltage limit; a differential amplifier having a first and second input, receiving the reference signal and receiving an output of the digital device, and generating a difference signal; means for applying the difference signal to the upper rail voltage terminal of the digital device.
Claim 8
Dependent Claim
19 words
The voltage level translator circuit as set forth in claim 4, wherein the differential amplifier is an operational amplifier.
Claim 9
Dependent Claim
34 words
The voltage level translator circuit as set forth in claim 4, wherein said means for applying the difference signal to the upper rail voltage terminal of the digital device further comprises a current buffer.
Claim 10
Dependent Claim
18 words
The voltage level translator circuit as set forth in claim 6, wherein said current buffer comprises a transistor.
Claim 11
Dependent Claim
123 words
A voltage level translator circuit, for limiting an input signal to a desired voltage limit, comprising: a digital device receiving an input signal and providing a plurality of output signals, said digital device having an upper rail voltage terminal and a lower rail voltage terminal; a reference signal generator, generating a reference signal equal to a desired voltage limit; a differential amplifier, having a first and second input, said differential amplifier generating a difference signal; means for connecting the reference signal to the first input of the differential amplifier; means for connecting an output of the digital device to the second input of the differential amplifier; and means for applying the difference signal to the upper rail voltage terminal of the digital device.
Claim 12
Dependent Claim
123 words
A voltage level translator circuit, for limiting an input signal to a desired voltage limit, comprising: a digital device receiving an input signal and providing a plurality of output signals, said digital device having an upper rail voltage terminal and a lower rail voltage terminal; a reference signal generator, generating a reference signal equal to a desired voltage limit; a differential amplifier, having a first and second input, said differential amplifier generating a difference signal; means for connecting the reference signal to the first input of the differential amplifier; means for connecting an output of the digital device to the second input of the differential amplifier; and means for applying the difference signal to the upper rail voltage terminal of the digital device.
Claim 13
Dependent Claim
36 words
A voltage level translator circuit as set forth in claim 8, wherein said means for connecting an output of the digital device to the second input of the differential amplifier comprises a means for attenuating noise.
Claim 14
Dependent Claim
27 words
A voltage level translator circuit as set forth in claim 9, wherein said means for attenuating noise comprises a resistor and a capacitor in an RC network.
Claim 15
Dependent Claim
56 words
A voltage level translator circuit as set forth in claim 8, wherein: said means for connecting an output of the digital device to the second input of the differential amplifier comprises a means for attenuating noise; means for applying the difference signal to the upper rail voltage terminal of the digital device comprises a current buffer.
Claim 16
Dependent Claim
77 words
The voltage level translator circuit as set forth in claim 8, wherein: the differential amplifier is an operational amplifier; said means for applying the difference signal to the upper rail voltage terminal of the digital device comprises a current buffer comprising a transistor; said means for connecting an output of the digital device to the second input of the differential amplifier comprises a means for attenuating noise comprising a resistor and a capacitor in an RC network.
Claim 17
Dependent Claim
36 words
A level translator circuit comprising at least one level translator supplying a plurality of output voltages and receiving a plurality of input voltages, wherein the level translator receives a control voltage regulated by a Zener diode.
Claim 18
Dependent Claim
36 words
A level translator circuit comprising at least one level translator supplying a plurality of output voltages and receiving a plurality of input voltages, wherein the level translator receives a control voltage regulated by a Zener diode.
Claim 19
Dependent Claim
34 words
A level translator circuit as set forth in claim 13, further comprising a resistor connected so as to ensure sufficient current through the Zener diode to maintain substantially constant voltage across the Zener diode.
Claim 20
Dependent Claim
49 words
A level translator circuit, comprising: a plurality of level translators providing local second upper rail voltage levels to local circuits, a plurality of said level translators powered by an external power supply connected to the local second upper rail voltage input of said local translators via a Zener diode.
Claim 21
Dependent Claim
49 words
A level translator circuit, comprising: a plurality of level translators providing local second upper rail voltage levels to local circuits, a plurality of said level translators powered by an external power supply connected to the local second upper rail voltage input of said local translators via a Zener diode.
Claim 22
Dependent Claim
34 words
A level translator circuit as set forth in claim 15, further comprising a resistor connected so as to ensure sufficient current through the Zener diode to maintain substantially constant voltage across the Zener diode.
References Cited (Backward Citations)
US4412347A
Cited
US4555642A
Cited
US4820937A
Cited
US4763021A
Cited
US4992677A
Cited
US5280200A
Cited
US5166558A
Cited
US5184035A
Cited
US5257146A
Cited
US5206550A
Cited
US5404333A
Cited
US5371552A
Cited
US5296760A
Cited
US5384503A
Cited
US5283484A
Cited
US5453704A
Cited
US5382917A
Cited
US5434717A
Cited
US5394037A
Cited
US5418482A
Cited
US5390101A
Cited
US5438287A
Cited
US5426385A
Cited
US5528172A
Cited
US5541534A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-11-24 | 2001-05-26 | 2001-11-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-11-24 | 2005-05-26 | 2005-11-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-11-24 | 2009-05-26 | 2009-11-25 | $7700.00 | Window Closed / Lapsed |