TTL/CMOS compatible input buffer

Claim 2

A circuit for translating an input signal having a first range of voltages to an output signal having a second range of voltages, said circuit comprising: a first inverter characterized by a trigger point at which said inverter switches states and having an input lead for receiving said input signal, an output lead for providing said output signal, a first power lead for connecting to a first power supply voltage, and a second power lead; means for supplying a second power supply voltage to said second power lead of said first inverter; means coupled to said first inverter for supplying a reference voltage to said second power lead of said first inverter; and means for receiving control signals for operating said circuit in different modes, so that in a first mode of operation a trigger point of said inverter is forced to a selected voltage level by said reference voltage supplied at said second power lead, and in a second mode of operation, said means for supplying a reference voltage is disabled and said second power supply voltage is provided to said second power lead.

Claim 3

A circuit as in claim 1 wherein said first mode of operation is a TTL mode and said second mode of operation is a CMOS mode.

Claim 4

A circuit as in claim 1, wherein said reference voltage is a first reference voltage, and further comprising means for generating a second reference voltage having a magnitude equal to said selected voltage level; and means for applying said first reference voltage to said second power lead in response to said second reference voltage.

Claim 5

A circuit as in claim 3 wherein said means for generating a second reference voltage comprises a voltage divider having an output node, said voltage divider comprising a first resistor having a first end connected to said output node and a second end for selectively being coupled to said second power supply voltage, and a second resistor having a first end connected to said output node and a second end for connecting to said first power supply voltage, said second reference voltage being generated on said output node of said voltage divider.

Claim 6

A circuit as in claim 3, wherein said means for applying said first reference voltage to said second power lead comprises: an operational amplifier having a noninverting input lead, and inverting input lead and an output lead, said inverting input lead being connected to said means for generating said second reference voltage to receive said second reference voltage, a reference input buffer stage comprising a P-channel enhancement mode transistor having a gate, a source, and a drain and an N-channel enhancement mode transistor having a gate, a source and a drain, said gate and said drain of said P-channel enhancement mode transistor being connected to said noninverting input lead and said gate and said drain of said N-channel enhancement mode transistor being connected to said noninverting input lead, said source of said N-channel enhancement mode transistor for connecting to said first power supply voltage, means connected between said output lead of said operational amplifier and said source of said P-channel enhancement mode transistor for producing said first reference voltage for said second power lead on said source of said P-channel enhancement mode transistor of said reference input buffer stage.

Claim 7

A circuit as in claim 4 wherein said means for generating a second reference voltage further comprises a capacitor having a first plate connected to said output node and a second plate for connecting to said first power supply voltage.

Claim 8

A circuit as in claim 3 wherein said first inverter comprises: a first transistor having a gate, a source, a drain and a channel of first conductivity type, said source of said first transistor being connected to said second power lead, said gate being connected to said input lead; a second transistor having a gate, a source, a drain, and a channel of second conductivity type opposite said first conductivity type, said drain of said second transistor being connected to said drain of said first transistor and to said output lead, said source of said second transistor being connected to said first power lead, said gate of said second transistor being connected to said input lead.

Claim 9

A circuit as in claim 7 wherein said first transistor comprises a P-channel enhancement mode transistor, said source of said first transistor being said source of said P-channel enhancement mode transistor, said drain of said first transistor being said drain of said P-channel enhancement mode transistor and wherein said second transistor comprises an N-channel enhancement mode transistor wherein said drain of said second transistor comprises said drain of said N-channel enhancement mode transistor and said source of said second transistor comprises said source of said N-channel enhancement mode transistor.

Claim 10

A circuit as in claim 8 wherein said input signal having a first range of voltages comprises TTL voltages and wherein the ratio of the ratio of the channel width to channel length of said P-channel enhancement mode transistor to the ratio of the channel width to channel length of said N-channel enhancement mode transistor is selected so that the trigger point of said first inverter is approximately 1.4 volts and wherein said first reference voltage is supplied to said source of said P-channel enhancement mode transistor and is maintained sufficiently low to prevent said P-channel enhancement mode transistor from turning on when said TTL input signal is at logic high.

Claim 11

A circuit as in claim 5 wherein said means for producing comprises a P-channel enhancement mode transistor having a gate, a source and a drain, said gate being connected to said output lead of said operational amplifier, said drain being connected to said source of said P-channel enhancement mode transistor of said reference input buffer stage.

Claim 12

A circuit as in claim 5 wherein the ratio of the ratio of the channel width to channel length of said P-channel transistor of said reference input buffer stage to the ratio of the channel width to channel length of said N-channel transistor of said reference input buffer stage is the same as the corresponding ratio for said P-channel and said N-channel transistors of said first inverter.

Claim 13

A circuit as in claim 1 further comprising a second inverter having an input lead connected to said output lead of said first inverter, a first power lead for connecting to said first power supply voltage, a second power lead for connecting to said second power supply voltage and an output lead.

Claim 14

A circuit as in claim 10 wherein said second inverter comprises a native P-channel transistor having its source connected to said second power lead of said second inverter, a gate connected to said input lead of said second inverter, and a drain connected to said output lead of said second inverter, and an N-channel transistor having a source connected to said first power supply voltage, a gate connected to said input lead of said second inverter, and a drain connected to said output lead of said second inverter.

Claim 15

A circuit as in claim 1 wherein said second power supply voltage is higher than said reference voltage.

Claim 16

A circuit as in claim 10 further comprising means connected between said output lead of said second inverter and said input lead of said second inverter for causing a trigger point of the second inverter to be lower when a voltage on said input lead of said second inverter is falling than when said voltage on said input lead of said second inverter is rising.

Claim 17

A circuit for translating an input signal having a first range of voltages to an output signal having a second range of voltages, said circuit comprising: a first inverter characterized by a trigger point at which said inverter switches states, said first inverter having an input lead for receiving said input signal, an output lead, a first power lead for connecting to a first power supply voltage, and a second power lead; said first inverter comprising a P-channel enhancement mode transistor having a gate, a source, and a drain, said source of said P-Channel transistor being connected to said second power lead, said gate being connected to said input lead; an N-channel enhancement mode transistor having a gate, a source, and a drain, said drain of said N-channel transistor being connected to said drain of said P-channel transistor, said source of said N-channel transistor being connected to said first power lead, said gate of said N-channel transistor being connected to said input lead; means, connected to said second power lead, for forcing the trigger point of said first inverter to a selected voltage level, wherein said means for forcing comprises: means for generating a first reference voltage having a magnitude equal to said selected voltage level; and means coupled to said second power lead for generating a second reference voltage for said second power lead in response to said first reference voltage; wherein said means for generating said second reference voltage for said second power lead comprises: an operational amplifier having a noninverting input lead, an inverting input lead and an output lead, said inverting input lead being connected to said means for generating a first reference voltage to receive said first reference voltage; a reference input buffer stage comprising a P-channel enhancement mode transistor having a gate, a source, and a drain and an N-channel enhancement mode transistor having a gate, a source and a drain, said gate and said drain of said P-channel enhancement mode transistor being connected to said noninverting input lead and said gate and said drain of said N-channel enhancement mode transistor being connected to said noninverting input lead, said source of said N-channel enhancement mode transistor for connecting to said first power supply voltage; and means connected between said output lead of said operational amplifier and said source of said P-channel enhancement mode transistor for producing said second reference voltage for said second power lead on said source of said P-channel enhancement mode transistor of said reference input buffer stage.

Claim 18

A circuit for translating an input signal having a first range of voltages to an output signal having a second range of voltages, said circuit comprising: a first inverter characterized by a trigger point at which said inverter switches states, said first inverter having an input lead for receiving said input signal, an output lead, a first power lead for connecting to a first power supply voltage, and a second power lead; said first inverter comprising a P-channel enhancement mode transistor having a gate, a source, and a drain, said source of said P-Channel transistor being connected to said second power lead, said gate being connected to said input lead; an N-channel enhancement mode transistor having a gate, a source, and a drain, said drain of said N-channel transistor being connected to said drain of said P-channel transistor, said source of said N-channel transistor being connected to said first power lead, said gate of said N-channel transistor being connected to said input lead; means, connected to said second power lead, for forcing the trigger point of said first inverter to a selected voltage level, wherein said means for forcing comprises: means for generating a first reference voltage having a magnitude equal to said selected voltage level; and means coupled to said second power lead for generating a second reference voltage for said second power lead in response to said first reference voltage; wherein said means for generating said second reference voltage for said second power lead comprises: an operational amplifier having a noninverting input lead, an inverting input lead and an output lead, said inverting input lead being connected to said means for generating a first reference voltage to receive said first reference voltage; a reference input buffer stage comprising a P-channel enhancement mode transistor having a gate, a source, and a drain and an N-channel enhancement mode transistor having a gate, a source and a drain, said gate and said drain of said P-channel enhancement mode transistor being connected to said noninverting input lead and said gate and said drain of said N-channel enhancement mode transistor being connected to said noninverting input lead, said source of said N-channel enhancement mode transistor for connecting to said first power supply voltage; and means connected between said output lead of said operational amplifier and said source of said P-channel enhancement mode transistor for producing said second reference voltage for said second power lead on said source of said P-channel enhancement mode transistor of said reference input buffer stage.

Claim 19

A circuit as in claim 16 further comprising means for deactivating said operational amplifier and said means for generating a first reference voltage in response to a set of control signals, so that said means for generating said first reference voltage and said operational amplifier do not consume DC power, and for supplying a second power supply voltage to said second power lead of said first inverter.

Claim 20

A circuit for translating an input signal having a first range of voltages to an output signal having a second range of voltages, said circuit comprising: a first inverter characterized by a trigger point at which said inverter switches states and having an input lead for receiving said input signal, an output lead, a first power lead for connecting to a first power supply voltage, and a second power lead; means, connected to said second power lead for receiving control signals, and for operating said circuit in different modes, so that in a first mode of operation said trigger point of said first inverter is forced to a selected voltage level by a reference voltage supplied at said second power lead, and in a second mode of operation, a second power supply voltage is provided to said second power lead; further comprising a second inverter having an input lead connected to said output lead of said first inverter, a first power lead for connecting to said first power supply voltage, a second power lead for connecting to said second power supply voltage and an output lead; and further comprising means connected between said output lead of said second inverter and said input lead of said second inverter for causing a trigger point of the second inverter to be lower when a voltage on said input lead of said second inverter is falling than when said voltage on said input lead of said second inverter is rising.

Claim 21

A circuit for translating an input signal having a first range of voltages to an output signal having a second range of voltages, said circuit comprising: a first inverter characterized by a trigger point at which said inverter switches states and having an input lead for receiving said input signal, an output lead, a first power lead for connecting to a first power supply voltage, and a second power lead; means, connected to said second power lead for receiving control signals, and for operating said circuit in different modes, so that in a first mode of operation said trigger point of said first inverter is forced to a selected voltage level by a reference voltage supplied at said second power lead, and in a second mode of operation, a second power supply voltage is provided to said second power lead; further comprising a second inverter having an input lead connected to said output lead of said first inverter, a first power lead for connecting to said first power supply voltage, a second power lead for connecting to said second power supply voltage and an output lead; and further comprising means connected between said output lead of said second inverter and said input lead of said second inverter for causing a trigger point of the second inverter to be lower when a voltage on said input lead of said second inverter is falling than when said voltage on said input lead of said second inverter is rising.