Patent US5686845A successfully refreshed from Google Patents.
US5686845A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Hierarchial clock distribution system and method
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1996-08-28
•
Granted: 1997-11-11
•
Expires: 2016-08-28
Abstract
Abstract A microelectronic circuit includes a plurality of circuitry blocks and sub-blocks, a clock driver, an electrical interconnect that directly connects the clock driver to the sub-blocks, and balanced clock-tree distribution systems provided between the electrical interconnect and circuitry in the sub-blocks respectively. A method of producing a hierarchial clock distribution system for the circuit includes determining clock skews between the clock driver and the sub-blocks respectively. Delay buffers are selected from a predetermined set of delay buffers having the same physical size and different delays, with the delay buffers being selected to provide equal clock skews between the clock driver and the distribution systems respectively. Each delay buffer includes a delay line, and a number of loading elements that are connected to the delay line, with the number of loading elements being selected to provide the required clock delay for the respective sub-block.
Inventors
- 👤 Apo C. Erdal
- 👤 Trung Nguyen
- 👤 Kwok Ming Yue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:22
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39; G06F30/394; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
73 words
A hierarchial clock distribution system for a microelectronic circuit including a plurality of circuitry blocks and sub-blocks, comprising: a clock driver; delay buffers provided in the sub-blocks respectively; an electrical interconnect that directly connects the clock driver to the delay buffers; and balanced clock-tree distribution systems provided between the delay buffers and circuitry in the sub-blocks respectively; the delay buffers providing equal clock skews from the clock driver to the distribution systems respectively.
Claim 2
Dependent Claim
73 words
A hierarchial clock distribution system for a microelectronic circuit including a plurality of circuitry blocks and sub-blocks, comprising: a clock driver; delay buffers provided in the sub-blocks respectively; an electrical interconnect that directly connects the clock driver to the delay buffers; and balanced clock-tree distribution systems provided between the delay buffers and circuitry in the sub-blocks respectively; the delay buffers providing equal clock skews from the clock driver to the distribution systems respectively.
Claim 3
Dependent Claim
16 words
A system as in claim 1, in which the delay buffers have the same physical size.
Claim 4
Dependent Claim
96 words
A hierarchial clock distribution system for a microelectronic circuit including a plurality of circuitry blocks and sub-blocks, comprising: a clock generator; delay buffers provided in the sub-blocks respectively; an electrical interconnect that directly connects the clock generator to the delay buffers; and balanced clock-tree distribution systems provided between the delay buffers and circuitry in the sub-blocks respectively; the delay buffers providing equal clock skews from the clock generator to the distribution systems respectively, wherein the delay buffers have the same physical size and comprise identical delay lines that are loaded to equalize said clock skews respectively.
Claim 5
Dependent Claim
96 words
A hierarchial clock distribution system for a microelectronic circuit including a plurality of circuitry blocks and sub-blocks, comprising: a clock generator; delay buffers provided in the sub-blocks respectively; an electrical interconnect that directly connects the clock generator to the delay buffers; and balanced clock-tree distribution systems provided between the delay buffers and circuitry in the sub-blocks respectively; the delay buffers providing equal clock skews from the clock generator to the distribution systems respectively, wherein the delay buffers have the same physical size and comprise identical delay lines that are loaded to equalize said clock skews respectively.
Claim 6
Dependent Claim
20 words
A system as in claim 3, further comprising a clock driver connected between said clock generator and said electrical interconnect.
Claim 7
Dependent Claim
35 words
A system as in claim 3, further comprising a plurality of loading elements, in which: the delay lines comprise strings of logic elements; and the loading elements are connected to outputs of the logic elements.
Claim 8
Dependent Claim
14 words
A system as in claim 5, in which each logic element comprises an inverter.
Claim 9
Dependent Claim
15 words
A system as in claim 5, in which each logic element comprises a NOR gate.
Claim 10
Dependent Claim
32 words
A system as in claim 5, in which each logic element has a number n of loading elements connected to the output thereof, where 0≦n≦N, and N is a predetermined maximum value.
Claim 11
Dependent Claim
58 words
A system as in claim 8, in which N=5, each of said loading elements increases the delay by about 0.1 ns, and there are four of said logic elements each having a delay of about 0.25 ns, whereby the delay can be varied from about 1 ns to about 3 ns in 20 increments of about 0.1 ns/increment.
Claim 12
Dependent Claim
68 words
A clock delay buffer for a microelectronic circuit, comprising: a delay line comprising a string of logic elements; and a number of loading elements that are connected to the delay line, said number being selected to provide a predetermined clock delay, wherein said loading elements comprise MOS-type field-effect transistors having gates connected to outputs of the logic elements, and sources and drains connected to a constant electrical potential.
Claim 13
Dependent Claim
68 words
A clock delay buffer for a microelectronic circuit, comprising: a delay line comprising a string of logic elements; and a number of loading elements that are connected to the delay line, said number being selected to provide a predetermined clock delay, wherein said loading elements comprise MOS-type field-effect transistors having gates connected to outputs of the logic elements, and sources and drains connected to a constant electrical potential.
Claim 14
Dependent Claim
41 words
A buffer as in claim 10, in which each loading element comprises: a PMOS field-effect transistor having a gate connected to an output of one of the logic elements, and a source and a drain connected to a constant electrical potential.
Claim 15
Dependent Claim
42 words
A buffer as in claim 10, in which each loading element comprises: a NMOS field-effect transistor having a gate connected to an output of said one of said logic elements, and a source and a drain connected to a constant electrical potential.
Claim 16
Dependent Claim
14 words
A buffer as in claim 10, in which each logic element comprises an inverter.
Claim 17
Dependent Claim
15 words
A buffer as in claim 10, in which each logic element comprises a NOR gate.
Claim 18
Dependent Claim
32 words
A buffer as in claim 10, in which each logic element has a number n of loading elements connected to the logic element, where 0≦n≦N, and N is a predetermined maximum value.
Claim 19
Dependent Claim
58 words
A buffer as in claim 15, in which N=5, each of said loading elements increases the delay by about 0.1 ns, and there are four of said logic elements each having a delay of about 0.25 ns, whereby the delay can be varied from about 1 ns to about 3 ns in 20 increments of about 0.1 ns/increment.
References Cited (Backward Citations)
US3104330A
Cited
US4769558A
Cited
US4812684A
Cited
US5239215A
Cited
US4926066A
Cited
US4912340A
Cited
US5172330A
Cited
US5254955A
Cited
US5140184A
Cited
US5258660A
Cited
US5206861A
Cited
US5204559A
Cited
US5109168A
Cited
US5309035A
Cited
US5278466A
Cited
US5307381A
Cited
US5430397A
Cited
US5570045A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-11-10 | 2001-05-12 | 2001-11-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-11-10 | 2005-05-12 | 2005-11-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-11-10 | 2009-05-12 | 2009-11-11 | $7700.00 | Window Closed / Lapsed |