Clock feeding circuit and clock wiring system

Claim 2

A clock feeding circuit comprising a first clock distributing circuit that distributes clock signals received from an external unit through clock input circuits, and a plurality of second clock distributing circuits that receive clock signals output from said first clock distributing circuit and distribute them to required circuits, wherein dummy power source wirings connected to a power source wiring are arranged in a layer over or under clock wirings connecting said first clock distributing circuit to said second clock distributing circuits, said dummy power source wirings being arranged in a manner to cross said clock wirings in empty regions among signal lines that cross the clock wirings.

Claim 3

A clock feeding circuit according to claim 1, wherein at least one of said first clock distributing circuit and said second clock distributing circuits has a plurality of input buffers and a plurality of output buffers, wherein output signal lines of the input buffers and input signal lines of the output buffers are arranged in a crossing manner, and predetermined input signal lines and output signal lines are coupled together at required crossing positions.

Claim 4

A clock feeding circuit according to claim 2, wherein the clock wirings coupled to the input terminals of said first clock distributing circuit and the clock wirings coupled to the output terminals of said first clock distributing circuit transfer the clock signals in the form of differential signals.

Claim 5

A clock wiring system, comprising a plurality of dummy power source wirings connected to a power source wiring; an input circuit for receiving clock signals; and a clock driver circuit having clock wirings connecting an output of the clock driver circuit to the input circuit; wherein said plurality of dummy power source wirings are arranged to cross the clock wirings that connect the output terminals of the clock driver circuits to the input circuit that receives clock signals over said clock wirings, said dummy power source wirings being arranged in a layer over or under clock wirings in empty regions among signal wirings that cross the clock wirings.

Claim 6

A clock wiring system, comprising a plurality of dummy power source wirings connected to a power source wiring; an input circuit for receiving clock signals; and a clock driver circuit having clock wirings connecting an output of the clock driver circuit to the input circuit; wherein said plurality of dummy power source wirings are arranged to cross the clock wirings that connect the output terminals of the clock driver circuits to the input circuit that receives clock signals over said clock wirings, said dummy power source wirings being arranged in a layer over or under clock wirings in empty regions among signal wirings that cross the clock wirings.

Claim 7

A clock wiring system as claimed in claim 1, wherein at least one of the second clock distributing circuits comprises a plurality of emitter-follower output circuits having a like plurality of output nodes, some of the emitter-follower output circuits having output nodes that are connected to clock wirings, wherein the emitter-follower output circuits whose output nodes are not connected to clock wirings are maintained in circuit so that a clock signal input to said at least one of the second clock distributing circuits causes an unused crossover current to flow to the unconnected output nodes.

Claim 8

A clock wiring system comprising: a circuit region including a first clock distributing circuit that distributes clock signals received from an external unit through clock input circuits, and a plurality of second clock distributing circuits that receive clock signals output from said first clock distributing circuit and distributes them to required circuits, wherein said second clock distributing circuits are arranged in each of a plurality of partial regions divided from the circuit region such that the arrangement of the clock input circuits and the first clock distributing circuit has been determined in order to enable a first evaluation of clock skew in each of the partial regions, and wherein the partial regions are further divided into smaller regions to enable a second evaluation of clock skew when the first evaluation is judged to be poor.

Claim 9

A clock wiring system comprising: a circuit region including a first clock distributing circuit that distributes clock signals received from an external unit through clock input circuits, and a plurality of second clock distributing circuits that receive clock signals output from said first clock distributing circuit and distributes them to required circuits, wherein said second clock distributing circuits are arranged in each of a plurality of partial regions divided from the circuit region such that the arrangement of the clock input circuits and the first clock distributing circuit has been determined in order to enable a first evaluation of clock skew in each of the partial regions, and wherein the partial regions are further divided into smaller regions to enable a second evaluation of clock skew when the first evaluation is judged to be poor.

Claim 10

A clock wiring system as claimed in claim 6, wherein dummy power source lines connected to a power source wiring are arranged in a layer over or under clock wirings connecting said first clock distributing circuit to said second clock distributing circuits, said dummy power source wirings being arranged in a manner to cross said clock wirings in empty regions among signal lines that cross the clock wirings.

Claim 11

A clock wiring system, comprising: an input circuit for receiving clock signals; a clock driver circuit for outputting clock signals from output terminals thereof to the input circuit along clock wirings; and a plurality of dummy wirings coupled to said clock wirings at positions close to the output terminals of said clock driver circuit in a manner to cross the clock wirings, in order to substantially equalize effective lengths of the thus-crossed clock wirings to those of other clock wirings in the system.

Claim 12

A clock wiring system, comprising: an input circuit for receiving clock signals; a clock driver circuit for outputting clock signals from output terminals thereof to the input circuit along clock wirings; and a plurality of dummy wirings coupled to said clock wirings at positions close to the output terminals of said clock driver circuit in a manner to cross the clock wirings, in order to substantially equalize effective lengths of the thus-crossed clock wirings to those of other clock wirings in the system.