US4912340A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for generating non-overlapping two-phase clocks
Assignee: Nortel Networks Ltd
•
Filing: 1988-10-21
•
Granted: 1990-03-27
•
Expires: 2008-10-21
Abstract
Abstract In order to provide for clocking master/slave flip-flops in complex circuits by means of non-overlapping two-phase clocks, a clock generator for providing two clocks signals for use with two-phase flip-flops, comprises a settable latch and a gating device. The settable latch has a data input connected to a reference source, a set input connected to receive one of the two clock signals and a clock input connected to receive the other of the two clock signals. The gating device has one input connected to receive such one of the two clock signals and a second input connected to the output of the settable latch. The output of the gating device, which corresponds to the other of the two clock signals, is connected to the clock input of the settable latch, the arrangement being such that when the settable latch has been set by a transition of the one clock signal resetting of the settable latch is enabled by the other clock signal. A digital circuit, for example an integrated circuit, may have a number of latches, each comprising, for example the first stage of a master/slave flip-flop, and such a clock generator for operating them. Preferably the latches are arranged in groups, conveniently as a macro sub-block, with a clock generator for operating each group. Preferably the settable latch is similar in construction to the latches being controlled.
Inventors
- 👤 Philip S. Wilcox
- 👤 Stephen K. Sunter
- 👤 Nayan Mehta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:55
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/15; H03K5/151; H03K5/1515
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
138 words
A clock generator, for providing two clock signals, phase-displaced relative to each other, from a single input clock signal, comprising settable latch means, gating means, and an output for supplying said input clock signal as one of said two clock signals, said settable latch means having a data input connected to a reference source, and a set input connected to receive said input clock signal, said gating means having one input connected to receive said input clock signal a second input connected to the output of said settable latch, and its output connected to the clock input of said settable latch, the arrangement being such that when the settable latch means has been set by a transition of said input clock signal resetting of said settable latch means is enabled by said other of said two clock signals.
Claim 2
Dependent Claim
138 words
A clock generator, for providing two clock signals, phase-displaced relative to each other, from a single input clock signal, comprising settable latch means, gating means, and an output for supplying said input clock signal as one of said two clock signals, said settable latch means having a data input connected to a reference source, and a set input connected to receive said input clock signal, said gating means having one input connected to receive said input clock signal a second input connected to the output of said settable latch, and its output connected to the clock input of said settable latch, the arrangement being such that when the settable latch means has been set by a transition of said input clock signal resetting of said settable latch means is enabled by said other of said two clock signals.
Claim 3
Dependent Claim
17 words
A clock generator as defined in claim 1, wherein said settable latch means comprises a D-type latch.
Claim 4
Dependent Claim
16 words
A clock generator as defined in claim 1, wherein said gating means comprises a NAND gate.
Claim 5
Dependent Claim
47 words
A clock generator as defined in claim 1, further comprising buffer means having its input arranged to receive said input clock signal, the output of such buffer means being applied to said set input of said settable latch and constituting said one of said two clock signals.
Claim 6
Dependent Claim
37 words
A clock generator as defined in claim 1, further comprising buffer means having its input connected to the output of said gating means, the output of said buffer means comprising said other of said two clock signals.
Claim 7
Dependent Claim
164 words
A digital circuit comprising, in combination, a clock generator for providing two clock signals, one displaced relative to the other, from a single input clock signal, and a number of latches operable by one of said two clock signals, said clock generator comprising settable latch means and gating means, said settable latch means having a data input connected to a reference, and a set input connected to receive said input clock signal, said gating means having one input connected to receive said input clock signal, a second input connected to the output of said settable latch, and its output connected to the clock input of the settable latch, the arrangement being such that when said settable latch means has been set by a transition of said input clock signal, resetting of said settable latch means is enabled by said other of said two clock signals, each of said number of latches being of similar construction to said settable latch means in said clock generator.
Claim 8
Dependent Claim
164 words
A digital circuit comprising, in combination, a clock generator for providing two clock signals, one displaced relative to the other, from a single input clock signal, and a number of latches operable by one of said two clock signals, said clock generator comprising settable latch means and gating means, said settable latch means having a data input connected to a reference, and a set input connected to receive said input clock signal, said gating means having one input connected to receive said input clock signal, a second input connected to the output of said settable latch, and its output connected to the clock input of the settable latch, the arrangement being such that when said settable latch means has been set by a transition of said input clock signal, resetting of said settable latch means is enabled by said other of said two clock signals, each of said number of latches being of similar construction to said settable latch means in said clock generator.
Claim 9
Dependent Claim
32 words
A digital circuit as defined in claim 6, wherein said number of latches comprise one of a plurality of groups of latches, there being a said clock generator for each said group.
Claim 10
Dependent Claim
24 words
A digital circuit as defined in claim 7, wherein each said group of latches is fabricated in a macro sub-block of an integrated circuit.
Claim 11
Dependent Claim
38 words
A digital circuit as defined in claim 6, wherein each of said number of latches comprises one half of a master/slave flip-flop, the other half of said flip-flop being controlled by said other of said two clock signals.
Claim 12
Dependent Claim
17 words
A digital circuit as defined in claim 9, wherein said settable latch means comprises a D-type latch.
Claim 13
Dependent Claim
16 words
A digital circuit as defined in claim 6, wherein said gating means comprises a NAND gate.
Claim 14
Dependent Claim
47 words
A digital circuit as defined in claim 6, further comprising buffer means having its input arranged to receive said input clock signal, the output of such buffer means being applied to said set input of said settable latch and constituting said one of said two clock signals.
Claim 15
Dependent Claim
37 words
A digital circuit as defined in claim 6, further comprising buffer means having its input connected to the output of said gating means, the output of said buffer means comprising said other of said two clock signals.
Claim 16
Dependent Claim
38 words
A digital circuit as defined in claim 7, wherein each of said number of latches comprises one half of a master/slave flip-flop, the other half of said flip-flop being controlled by said other of said two clock signals.
Claim 17
Dependent Claim
38 words
A digital circuit as defined in claim 8, wherein each of said number of latches comprises one half of a master/slave flip-flop, the other half of said flip-flop being controlled by said other of said two clock signals.
Claim 18
Dependent Claim
16 words
A digital circuit as defined in claim 7, wherein said gating means comprises a NAND gate.
Claim 19
Dependent Claim
16 words
A digital circuit as defined in claim 8, wherein said gating means comprises a NAND gate.
Claim 20
Dependent Claim
35 words
A digital circuit as defined in claim 7, further comprising buffer means having its input arranged to receive said master clock, the output of such buffer means constituting said one of said two clock signals.
Claim 21
Dependent Claim
34 words
A digital circuit as defined in claim 8, further comprising means having its input arranged to receive said master clock, the output of such buffer means constituting said one of said two clock signals.
Claim 22
Dependent Claim
37 words
A digital circuit as defined in claim 7, further comprising buffer means having its input connected to the output of said gating means, the output of said buffer means comprising said other of said two clock signals.
Claim 23
Dependent Claim
37 words
A digital circuit as defined in claim 8, further comprising buffer means having its input connected to the output of said gating means, the output of said buffer means comprising said other of said two clock signals.
Claim 24
Dependent Claim
16 words
A clock generator as defined in claim 2, wherein said gating means comprises a NAND gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-26 | 1993-09-25 | 1994-03-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-26 | 1997-09-25 | 1998-03-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-26 | 2001-09-25 | 2002-03-27 | $7700.00 | Window Closed / Lapsed |