US5307381A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Skew-free clock signal distribution network in a microprocessor
Assignee: Intel Corp
•
Filing: 1991-12-27
•
Granted: 1994-04-26
•
Expires: 2011-12-27
Abstract
Abstract A clock signal distribution network in a microprocessor for distributing a global clock signal to a plurality of units of the microprocessor includes a clock generator for generating a first clock signal with an input delay. A phase locked loop circuit generates a controllable delay to the first clock signal to become the global clock signal. A clock driver drives the global clock signal to the plurality of units. An electrical connector includes a plurality of connection lines for coupling the global clock signal to the plurality of units. A length equalizer equalizes the signal transfer delay of each of the plurality of connection lines such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time. Each of the plurality of units includes an area buffer for standardizing its input load to the clock driver. A dummy buffer introduces the input delay of the clock generator to the global clock signal. The phase locked loop circuit controls the generation of the controllable delay to the first clock signal in response to the output signal from the dummy buffer such that the global signal received at each of the plurality of units is synchronized to the clock input signal independent of a process variation, a temperature variation, and a voltage supply variation. The method of eliminating clock signal in the clock signal distribution network is also described.
Inventors
- 👤 Bhupendra K. Ahuja
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 19:17
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/10; H; H03; H03K; H03K5/00; H03K5/15; H03K5/15013; H03K5/1506; H03K5/1508
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
236 words
A clock signal distribution network residing in a microprocessor for distributing a global clock signal to a plurality of units of the microprocessor, comprising: clock generation means coupled to receive a clock input signal for generating the global clock signal; clock driving means coupled to receive the global clock signal from the clock generation means for driving the global clock signal to the plurality of units of the microprocessor; electrical connection means having a plurality of connection lines coupled to receive the global clock signal from the clock driving means for coupling the global clock signal to the plurality of units, wherein each of the plurality of connection lines generates a signal transfer delay to the global clock signal; length equalizing means coupled between the clock driving means and the electrical connection means for equalizing the signal transfer delay of each of the plurality of connection lines such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time; and area buffer means in each of the plurality of units coupled to one of the plurality of connection lines for standardizing an input load of each of the plurality of units to the clock driving means, wherein the area buffer means receives the global signal from one of the plurality of connection lines and couples the global clock signal to its respective unit.
Claim 2
Dependent Claim
236 words
A clock signal distribution network residing in a microprocessor for distributing a global clock signal to a plurality of units of the microprocessor, comprising: clock generation means coupled to receive a clock input signal for generating the global clock signal; clock driving means coupled to receive the global clock signal from the clock generation means for driving the global clock signal to the plurality of units of the microprocessor; electrical connection means having a plurality of connection lines coupled to receive the global clock signal from the clock driving means for coupling the global clock signal to the plurality of units, wherein each of the plurality of connection lines generates a signal transfer delay to the global clock signal; length equalizing means coupled between the clock driving means and the electrical connection means for equalizing the signal transfer delay of each of the plurality of connection lines such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time; and area buffer means in each of the plurality of units coupled to one of the plurality of connection lines for standardizing an input load of each of the plurality of units to the clock driving means, wherein the area buffer means receives the global signal from one of the plurality of connection lines and couples the global clock signal to its respective unit.
Claim 3
Dependent Claim
78 words
The clock signal distribution network of claim 1, wherein the length equalizing means comprises a plurality of serpentine lines, each being coupled to one of the plurality of connection lines, wherein the plurality of serpentine lines are of different lengths such that the global clock signal can reach the area buffer means of each of the plurality of units via each of the plurality serpentine lines and each of the plurality of connection lines at the same time.
Claim 4
Dependent Claim
35 words
The clock signal distribution network of claim 2, wherein some of the plurality of serpentine lines has at least one S-shaped curve, wherein the S-shaped curve has two spacings, each being approximately 3.5 micron wide.
Claim 5
Dependent Claim
40 words
The clock signal distribution network of claim 3, wherein the length equalizing means further comprises a ground-coupled line located in each of the spacings of the S-shaped curve for avoiding short circuiting caused by skinning effect of the S-shaped curve.
Claim 6
Dependent Claim
37 words
The clock signal distribution network of claim 1, wherein the area buffer means comprises two inverters, wherein each of the inverters are large enough to isolate the load of its respective unit to the clock driving means.
Claim 7
Dependent Claim
17 words
The clock signal distribution network of claim 5, wherein each of the inverters is a BICMOS inverter.
Claim 8
Dependent Claim
405 words
A clock signal distribution network residing in a microprocessor for distributing a global clock signal to a plurality of units of the microprocessor, comprising: clock generation means coupled to receive a clock input signal for generating a first clock signal, wherein the clock generation means generates an input delay to the first clock signal; phase locked loop means coupled to the clock generation means for generating a controllable delay to the first clock signal to become the global clock signal; clock driving means coupled to receive the global clock signal from the phase locked loop means for driving the global clock signal to the plurality of units of the microprocessor; electrical connection means having a plurality of connection lines coupled to receive the global clock signal from the clock driving means for coupling the global clock signal to the plurality of units, wherein each of the plurality of connection lines generates a signal transfer delay to the global clock signal, wherein the plurality of connection lines include a dummy connection line; length equalizing means coupled between the clock driving means and the electrical connection means for equalizing the signal transfer delay of each of the plurality of connection lines such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time; area buffer means in each of the plurality of units coupled to one of the plurality of connection lines for standardizing an input load of each of the plurality of units to the clock driving means, wherein the area buffer means receives the global signal from one of the plurality of connection lines and couples the global clock signal to its respective unit; and dummy buffer means coupled to the dummy connection line for generating the input delay to the global clock signal, wherein the dummy buffer means has a dummy input delay approximately equal to the input delay of the clock generation means, wherein the dummy buffer means applies its output signal to the phase locked loop means, wherein the phase locked loop means controls the generation of the controllable delay to the first clock signal in response to the output signal from the dummy buffer means such that the global signal received at each of the plurality of units is synchronized to the clock input signal independent of a process variation, a temperature variation, and a voltage supply variation.
Claim 9
Dependent Claim
405 words
A clock signal distribution network residing in a microprocessor for distributing a global clock signal to a plurality of units of the microprocessor, comprising: clock generation means coupled to receive a clock input signal for generating a first clock signal, wherein the clock generation means generates an input delay to the first clock signal; phase locked loop means coupled to the clock generation means for generating a controllable delay to the first clock signal to become the global clock signal; clock driving means coupled to receive the global clock signal from the phase locked loop means for driving the global clock signal to the plurality of units of the microprocessor; electrical connection means having a plurality of connection lines coupled to receive the global clock signal from the clock driving means for coupling the global clock signal to the plurality of units, wherein each of the plurality of connection lines generates a signal transfer delay to the global clock signal, wherein the plurality of connection lines include a dummy connection line; length equalizing means coupled between the clock driving means and the electrical connection means for equalizing the signal transfer delay of each of the plurality of connection lines such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time; area buffer means in each of the plurality of units coupled to one of the plurality of connection lines for standardizing an input load of each of the plurality of units to the clock driving means, wherein the area buffer means receives the global signal from one of the plurality of connection lines and couples the global clock signal to its respective unit; and dummy buffer means coupled to the dummy connection line for generating the input delay to the global clock signal, wherein the dummy buffer means has a dummy input delay approximately equal to the input delay of the clock generation means, wherein the dummy buffer means applies its output signal to the phase locked loop means, wherein the phase locked loop means controls the generation of the controllable delay to the first clock signal in response to the output signal from the dummy buffer means such that the global signal received at each of the plurality of units is synchronized to the clock input signal independent of a process variation, a temperature variation, and a voltage supply variation.
Claim 10
Dependent Claim
78 words
The clock signal distribution network of claim 7, wherein the length equalizing means comprises a plurality of serpentine lines, each being coupled to one of the plurality of connection lines, wherein the plurality of serpentine lines are of different lengths such that the global clock signal can reach the area buffer means of each of the plurality of units via each of the plurality serpentine lines and each of the plurality of connection lines at the same time.
Claim 11
Dependent Claim
35 words
The clock signal distribution network of claim 8, wherein each of the plurality of serpentine lines has at least one S-shaped curve, wherein the S-shaped curve has two spacings, each being approximately 3.5 micron wide.
Claim 12
Dependent Claim
41 words
The clock signal distribution network of claim 9, wherein the length equalizing means further comprises a ground-coupled line located in each of the spacings of the S-shaped curve for avoiding short circuiting caused by a skinning effect in the S-shaped curve.
Claim 13
Dependent Claim
37 words
The clock signal distribution network of claim 7, wherein the area buffer means comprises two inverters, wherein each of the inverters are large enough to isolate the load of its respective unit to the clock driving means.
Claim 14
Dependent Claim
17 words
The clock signal distribution network of claim 11, wherein each of the inverters is a BICMOS inverter.
Claim 15
Independent Claim
414 words
A method of eliminating clock skew in a clock signal distribution network or a microprocessor including a plurality of units, comprising the steps of: (A) generating a first clock signal by clock generation means from a clock input signal, wherein the clock generation means generates an input delay to the first clock signal wherein said input delay may vary due to a process variation, a temperature variation, and a voltage supply variation; (B) generating a controllable delay to the first clock signal by phase locked loop means to become the global clock signal; (C) driving the global clock signal to the plurality of units of the microprocessor by clock driving means coupled to receive the global clock signal from the phase locked loop means; (D) coupling the global clock signal to the plurality of units with electrical connection means having a plurality of connection lines coupled to receive the global clock signal from the clock driving means, wherein each of the plurality of connection lines generates a signal transfer delay to the global clock signal, wherein the plurality of connection lines include a dummy connection line; (E) equalizing the signal transfer delay of each of the plurality of connection lines by length equalizing means coupled between the clock driving means and the electrical connection means such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time; (F) standardizing an input load of each of the plurality of units to the clock driving means by area buffer means in each of the plurality of units, wherein the area buffer means receives the global signal from one of the plurality of connection lines and couples the global clock signal to its respective unit; and (G) generating the input delay to the global clock signal by dummy buffer means coupled to the dummy connection line, wherein the dummy buffer means has a dummy input delay approximately equal to the input delay of the clock generation means, wherein the dummy buffer means applies its output signal to the phase locked loop means, wherein the phase locked loop means controls the generation of the controllable delay to the first clock signal in response to the output signal from the dummy buffer means such that the global signal received at each of the plurality of units is synchronized to the clock input signal independent of a process variation, a temperature variation, and a voltage supply variation.
Claim 16
Independent Claim
414 words
A method of eliminating clock skew in a clock signal distribution network or a microprocessor including a plurality of units, comprising the steps of: (A) generating a first clock signal by clock generation means from a clock input signal, wherein the clock generation means generates an input delay to the first clock signal wherein said input delay may vary due to a process variation, a temperature variation, and a voltage supply variation; (B) generating a controllable delay to the first clock signal by phase locked loop means to become the global clock signal; (C) driving the global clock signal to the plurality of units of the microprocessor by clock driving means coupled to receive the global clock signal from the phase locked loop means; (D) coupling the global clock signal to the plurality of units with electrical connection means having a plurality of connection lines coupled to receive the global clock signal from the clock driving means, wherein each of the plurality of connection lines generates a signal transfer delay to the global clock signal, wherein the plurality of connection lines include a dummy connection line; (E) equalizing the signal transfer delay of each of the plurality of connection lines by length equalizing means coupled between the clock driving means and the electrical connection means such that the global clock signal reaches each of the plurality of units via each of the plurality of connection lines at the same time; (F) standardizing an input load of each of the plurality of units to the clock driving means by area buffer means in each of the plurality of units, wherein the area buffer means receives the global signal from one of the plurality of connection lines and couples the global clock signal to its respective unit; and (G) generating the input delay to the global clock signal by dummy buffer means coupled to the dummy connection line, wherein the dummy buffer means has a dummy input delay approximately equal to the input delay of the clock generation means, wherein the dummy buffer means applies its output signal to the phase locked loop means, wherein the phase locked loop means controls the generation of the controllable delay to the first clock signal in response to the output signal from the dummy buffer means such that the global signal received at each of the plurality of units is synchronized to the clock input signal independent of a process variation, a temperature variation, and a voltage supply variation.
Claim 17
Dependent Claim
84 words
The method of claim 13, wherein the step (E) further comprises a step of providing a plurality of serpentine lines in the length equalizing means, each being coupled to one of the plurality of connection lines, wherein the plurality of serpentine lines are of different lengths such that the global clock signal can reach the area buffer means of each of the plurality of units via each of the plurality serpentine lines and each of the plurality of connection lines at the same time.
Claim 18
Dependent Claim
41 words
The method of claim 14, further comprising a step of avoiding short circuiting caused by skinning effect of S-shaped curves of the plurality of serpentine lines by providing a plurality of ground-coupled lines within each of the plurality of serpentine lines.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-04-25 | 1997-10-25 | 1998-04-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-04-25 | 2001-10-25 | 2002-04-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-04-25 | 2005-10-25 | 2006-04-26 | $7700.00 | Window Closed / Lapsed |