US5666069A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data output stage incorporating an inverting operational amplifier
Assignee: RPX Corp
•
Filing: 1995-12-22
•
Granted: 1997-09-09
•
Expires: 2015-12-22
Abstract
Abstract A voltage output clamp circuit includes a reference voltage generator, a switched differential operational amplifier, and an output driver circuit. The reference voltage generator has a first input coupled to a first reference voltage and a second input coupled to a second reference voltage. An output of the reference voltage generator is coupled to a first input of the switched differential operational amplifier. The output of the operational amplifier is coupled to an input of the output driver circuit and an output of the output driver circuit is coupled to a second input of the operational amplifier, providing a feedback path. The voltage output clamp circuit may further include a first NAND gate receiving a first logical signal and an output enable signal and providing an output. The output of the first NAND gate may be coupled to an input of a first transistor which is arranged to provide an electrical path between the first reference voltage and the operational amplifier. The voltage output damp may further have a second NAND gate which receives a second logical signal and the output enable signal. An output of the second NAND gate is coupled to the output driver circuit.
Inventors
- 👤 Gary Austin Gibbs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:46
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
145 words
A voltage output clamp comprising: a reference voltage generator circuit having a first input coupled to a first reference voltage, a second input coupled to a second reference voltage and an output; a switched differential operational amplifier, having a first input coupled to the output of the reference voltage generator circuit, a second input, and an output; an output driver circuit having a first input coupled to the output of the switched differential operational amplifier and an output coupled to the second input of the switched differential operational amplifier; a first NAND gate having a first input receiving a first logical signal, a second input receiving an output enable signal, and an output; and a first transistor arranged to provide an electrical path between the first reference voltage and the switched differential operational amplifier, and being coupled to the output of the first NAND gate.
Claim 2
Dependent Claim
145 words
A voltage output clamp comprising: a reference voltage generator circuit having a first input coupled to a first reference voltage, a second input coupled to a second reference voltage and an output; a switched differential operational amplifier, having a first input coupled to the output of the reference voltage generator circuit, a second input, and an output; an output driver circuit having a first input coupled to the output of the switched differential operational amplifier and an output coupled to the second input of the switched differential operational amplifier; a first NAND gate having a first input receiving a first logical signal, a second input receiving an output enable signal, and an output; and a first transistor arranged to provide an electrical path between the first reference voltage and the switched differential operational amplifier, and being coupled to the output of the first NAND gate.
Claim 3
Dependent Claim
42 words
The voltage output clamp as set forth in claim 1, further comprising a second NAND gate having a first input receiving a second logical signal, a second input receiving the output enable signal; and an output coupled to the output driver circuit.
Claim 4
Dependent Claim
48 words
The voltage output clamp as set forth in claim 2, further comprising a second transistor having a first electrode coupled to the second input of the switched differential operational amplifier, a second electrode coupled to the second reference voltage, and a third electrode receiving the output enable signal.
Claim 5
Dependent Claim
169 words
The voltage output clamp as set forth in claim 3, wherein said switched differential operational amplifier comprises; a thirst transistor having a first electrode, a second electrode, and a third electrode; a fourth transistor having a first electrode coupled to the first electrode of the third transistor, a second electrode, and a third electrode coupled to the third electrode of the third transistor; a fifth transistor having a first electrode coupled to the second electrode of the third transistor, a second electrode, and a third electrode coupled to the output of the reference voltage generator; a sixth transistor having a first electrode coupled to the second electrode of the fifth transistor, a second electrode coupled to the second reference voltage, and a third electrode coupled to the first reference voltage; and a seventh transistor having a first electrode coupled to the second electrode of the fourth transistor, a second electrode coupled to the second electrode of the fifth transistor, and a third electrode coupled to the output driver circuit.
Claim 6
Dependent Claim
174 words
The voltage output clamp as set forth in claim 4, wherein the first NAND gate further includes an eighth transistor having a first electrode coupled to the first reference voltage, a second electrode, and a third electrode receiving the output enable signal; a ninth transistor having a first electrode coupled to the first reference voltage, a second electrode coupled to the second electrode of the eighth transistor, and a third electrode receiving the first logical signal; a tenth transistor having a first electrode coupled to the second electrode of the ninth transistor, a second electrode, and a third electrode coupled to the third electrode of the ninth transistor, a second electrode, and a third electrode coupled to the third electrode of the ninth transistor and receiving the first logical signal; an eleventh transistor having a first electrode coupled to the second electrode of the tenth transistor, a second electrode coupled to the second reference voltage, and a third electrode coupled to the third electrode of the eighth transistor and receiving the output enable signal.
Claim 7
Dependent Claim
166 words
The voltage output clamp as set forth in claim 5, wherein the second the second NAND gate further includes a twelfth transistor having a first electrode coupled to the first reference voltage, a second electrode, and a third electrode coupled to the third electrode of the eighth transistor and receiving the output enable signal; a thirteenth transistor having a first electrode coupled to the first electrode of the twelfth transistor and the first reference voltage, a second electrode coupled to the second electrode of the twelfth transistor, and a third electrode receiving the output enable signal; a fourteenth transistor having a first electrode coupled to the second electrode of the thirteenth transistor, a second electrode, and a third electrode coupled to the third electrode of the thirteenth transistor; a fifteenth transistor having a first electrode coupled to the second electrode of the fourteenth transistor, a second electrode coupled to the second reference voltage, and a third electrode coupled to the third electrode of the eighth transistor.
Claim 8
Dependent Claim
94 words
The voltage output clamp as set forth in claim 6, wherein the second NAND gate is coupled to the output driver circuit through an inverter having a sixteenth transistor including a first electrode coupled to the first reference voltage, a second electrode, and a third electrode coupled to the second electrode of the twelfth transistor; and a seventeenth transistor having a first electrode coupled to the second electrode of the sixteenth transistor, a second electrode coupled to the second reference voltage, and a third electrode coupled to the third electrode of the sixteenth transistor.
Claim 9
Dependent Claim
26 words
The voltage output clamp as set forth in claim 7, wherein the sixteenth transistor is a PMOS transistor and the seventeenth transistor is an NMOS transistor.
Claim 10
Dependent Claim
31 words
The voltage output clamp as set forth in claim 8, wherein the eighth transistor and the ninth transistor are both PMOS transistors and the tenth and eleventh transistors are NMOS transistors.
Claim 11
Dependent Claim
34 words
The voltage output clamp as set forth in claim 9, wherein the twelfth transistor and the thirteenth transistor are both PMOS transistors and the fourteenth transistor and the fifteenth transistor are both NMOS transistors.
Claim 12
Dependent Claim
32 words
The voltage output clamp as set forth in claim 10, wherein the third transistor and the fourth transistor are both PMOS transistors and the fifth, sixth and seventh transistors are NMOS transistors.
Claim 13
Dependent Claim
88 words
The voltage output clamp as set forth in claim 11, wherein the output driver circuit includes an eighteenth transistor having a first electrode coupled to the first reference voltage, a second electrode coupled to the output of said differential operational amplifier and a third electrode coupled to the output of said output driver circuit, and a nineteenth transistor having a first electrode coupled to the second reference voltage, a second electrode coupled to said inverter and a third electrode coupled to said output of said output driver circuit.
Claim 14
Dependent Claim
29 words
The voltage output clamp as set forth in claim 1 and comprising an output circuit of a synchronous random access memory (SRAM) chip operating at the first reference voltage.
Claim 15
Dependent Claim
23 words
The voltage output clamp as set forth in claim 1, wherein the output of the output driver circuit is coupled to a processor.
References Cited (Backward Citations)
US4412347A
Cited
US4555642A
Cited
US4820937A
Cited
US4763021A
Cited
US4992677A
Cited
US5280200A
Cited
US5166558A
Cited
US5184035A
Cited
US5257146A
Cited
US5206550A
Cited
US5404333A
Cited
US5371552A
Cited
US5296760A
Cited
US5384503A
Cited
US5283484A
Cited
US5453704A
Cited
US5382917A
Cited
US5434717A
Cited
US5394037A
Cited
US5418482A
Cited
US5390101A
Cited
US5438287A
Cited
US5426385A
Cited
US5528172A
Cited
US5541534A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-08 | 2001-03-10 | 2001-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-08 | 2005-03-10 | 2005-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-08 | 2009-03-10 | 2009-09-09 | $7700.00 | Window Closed / Lapsed |