US5623619A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Linearly addressable microprocessor cache
Assignee: Advanced Micro Devices Inc
•
Filing: 1995-07-24
•
Granted: 1997-04-22
•
Expires: 2015-07-24
Abstract
Abstract A microprocessor conforming to the X86 architecture is disclosed which includes a linearly addressable cache, thus allowing the cache to be quickly accessed by an external bus while allowing fast translation to a logical address for operation with functional units of microprocessor. Also disclosed is a microprocessor which includes linear tag array and a physical tag array corresponding to the linear tag array, thus allowing the contents of a microprocessor cache to be advantageously monitored from an external bus without slowing the main instruction and data access processing paths.
Inventors
- 👤 David B. Witt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 00:31
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/1045; G06F12/1063
Claims Analysis
Total Claims: 60
Claim 1
Independent Claim
137 words
A processor for processing information, the processor interacting with a device external to the processor using physical addresses, the processor comprising: a functional unit, said functional unit being addressed using logical addresses; a cache for temporarily storing information for use by said functional unit, said cache being addressed using linear addresses; a first translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow the device external to the processor to communicate with said cache, said first translation circuit being coupled between said cache and the device external to the processor; a second translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional unit to communicate with said cache, said second translation circuit being coupled between said functional units and said cache.
Claim 2
Dependent Claim
137 words
A processor for processing information, the processor interacting with a device external to the processor using physical addresses, the processor comprising: a functional unit, said functional unit being addressed using logical addresses; a cache for temporarily storing information for use by said functional unit, said cache being addressed using linear addresses; a first translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow the device external to the processor to communicate with said cache, said first translation circuit being coupled between said cache and the device external to the processor; a second translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional unit to communicate with said cache, said second translation circuit being coupled between said functional units and said cache.
Claim 3
Dependent Claim
36 words
The processor of claim 1 wherein: the cache includes an instruction cache for temporarily storing instructions for use by the functional units and a data cache for temporarily storing data for use by the functional units.
Claim 4
Dependent Claim
147 words
The processor of 2 further comprising: an instruction physical tag array having a plurality of instruction physical address tag locations for storing a corresponding plurality of instruction physical address tags, said plurality of instruction physical address tag locations corresponding to a plurality of lines of said instruction cache, each instruction physical address tag location storing an instruction physical address tag indicating a physical address of the information stored in a corresponding line of said instruction cache; and a data physical tag array having a plurality of data physical address tag locations for storing a corresponding plurality of data physical address tags, said plurality of data physical address tag locations corresponding to a plurality of lines of said data cache, each data physical address tag location storing a data physical address tag indicating a physical address of the information stored in a corresponding line of said data cache.
Claim 5
Dependent Claim
147 words
The processor of 2 further comprising: an instruction physical tag array having a plurality of instruction physical address tag locations for storing a corresponding plurality of instruction physical address tags, said plurality of instruction physical address tag locations corresponding to a plurality of lines of said instruction cache, each instruction physical address tag location storing an instruction physical address tag indicating a physical address of the information stored in a corresponding line of said instruction cache; and a data physical tag array having a plurality of data physical address tag locations for storing a corresponding plurality of data physical address tags, said plurality of data physical address tag locations corresponding to a plurality of lines of said data cache, each data physical address tag location storing a data physical address tag indicating a physical address of the information stored in a corresponding line of said data cache.
Claim 6
Dependent Claim
100 words
The processor of claim 3 further comprising: a translation lookaside buffer having a plurality of linear address tag value locations and a corresponding plurality of physical address tag value locations, each of said plurality of linear address tag value locations storing a linear address tag value indicating a linear address and each of said corresponding plurality of physical address tag value locations storing a corresponding physical address tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address said translation lookaside buffer being accessed by both said instruction cache and said data cache.
Claim 7
Dependent Claim
86 words
The processor of claim 1 wherein the cache includes: a store array having a plurality of lines for temporarily storing information; and a linear tag array having a plurality of linear address tag locations for storing a corresponding plurality of linear address tags, said plurality of linear address tag locations corresponding to said plurality of lines of said store array, each linear address tag location storing a linear address tag indicating a linear address of the information stored in a corresponding line of said store array.
Claim 8
Dependent Claim
63 words
The processor of 5 further comprising: a valid information array having a plurality of valid information signal locations for storing a corresponding plurality of valid information signals, said plurality of valid information signal locations corresponding to said plurality of lines of said store array, each said valid information signal indicating whether valid information is stored in a corresponding line of said store array.
Claim 9
Dependent Claim
63 words
The processor of 5 further comprising: a valid information array having a plurality of valid information signal locations for storing a corresponding plurality of valid information signals, said plurality of valid information signal locations corresponding to said plurality of lines of said store array, each said valid information signal indicating whether valid information is stored in a corresponding line of said store array.
Claim 10
Dependent Claim
15 words
The processor of claim 6 wherein said linear tag array includes said valid information array.
Claim 11
Dependent Claim
29 words
The processor of claim 5 wherein: said cache includes a plurality of columns; and each of said plurality of columns includes a respective store array and linear tag array.
Claim 12
Dependent Claim
83 words
The processor of claim 8 further comprising: a plurality of physical tag arrays corresponding to said plurality of columns, each physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to said plurality of lines of said store array, each physical address tag location storing a physical address tag indicating the physical address of the information stored in a corresponding line of said store array.
Claim 13
Dependent Claim
91 words
The processor of claim 9 further comprising: a unified translation lookaside buffer, said unified translation lookaside buffer having a plurality of linear address tag value locations and a corresponding plurality of physical address tag value locations, each of said plurality of linear address tag value locations storing a linear address tag value indicating a linear address and each of said corresponding plurality of physical address tag value locations storing a corresponding physical address tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 14
Dependent Claim
68 words
The processor of 1 further comprising: a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to a plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache.
Claim 15
Dependent Claim
68 words
The processor of 1 further comprising: a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to a plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache.
Claim 16
Dependent Claim
76 words
The processor of claim 11 further comprising; a physical tag valid information array having a plurality of physical tag valid information signal locations for storing a corresponding plurality of physical tag valid information signals, said plurality of physical tag valid information signal locations corresponding to said plurality of lines of said cache each said physical tag valid information signal indicating whether a valid physical tag is stored in a corresponding line of said physical tag array.
Claim 17
Dependent Claim
17 words
The processor of claim 12 wherein said physical tag array includes said physical tag valid information array.
Claim 18
Dependent Claim
85 words
The processor of claim 1 further comprising: a translation lookaside buffer having a plurality of linear address tag value locations and a corresponding plurality of physical address tag value locations, each of said plurality of linear address tag value locations storing a linear address tag value indicating a linear address and each of said corresponding plurality of physical address tag value locations storing a corresponding physical address tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 19
Dependent Claim
73 words
The processor of claim 14 further comprising: a valid physical translation information array having a plurality of valid physical translation information signal locations for storing a corresponding plurality of valid physical translation information signals, said plurality of valid physical translation information signal locations corresponding to lines of said cache, each said valid physical translation information signal indicating whether information stored in a corresponding line of said cache provides a successful physical tag hit.
Claim 20
Dependent Claim
17 words
The processor of claim 15 wherein said linear tag array includes said valid physical translation information array.
Claim 21
Independent Claim
91 words
A method of using a cache within a processor which includes a plurality of functional units which are accessed using logical addresses, the processor interacting with a device external to the processor using physical addresses, the method comprising: addressing the cache using linear addresses; translating physical addresses to linear addresses and linear addresses to physical addresses to allow devices external to the processor to communicate with the cache; and translating linear addresses to logical addresses and logical addresses to linear addresses to allow the functional units to communicate with the cache.
Claim 22
Independent Claim
91 words
A method of using a cache within a processor which includes a plurality of functional units which are accessed using logical addresses, the processor interacting with a device external to the processor using physical addresses, the method comprising: addressing the cache using linear addresses; translating physical addresses to linear addresses and linear addresses to physical addresses to allow devices external to the processor to communicate with the cache; and translating linear addresses to logical addresses and logical addresses to linear addresses to allow the functional units to communicate with the cache.
Claim 23
Independent Claim
211 words
A method of preventing aliasing from occurring when using a cache within a processor which includes a functional unit which is accessed using logical addresses, the processor interacting with a device external to the processor using physical addresses having more significant bits and least significant bits, the method comprising: addressing the cache using linear addresses having more significant bits and least significant bits, the cache including a plurality of columns, each column including a plurality of lines, the plurality of lines of each column corresponding to the plurality of lines of the other columns; translating physical addresses to linear addresses and linear addresses to physical addresses to allow devices external to the processor to communicate with the cache, the translating allowing the least significant bits of the linear address to correspond to the least significant bits of the physical address; translating linear addresses to logical addresses and logical addresses to linear addresses to allow the functional unit to communicate with the cache; and controlling the addressing of the cache so that the least significant bits of the linear address access a particular line of each column of the cache and causing information corresponding to a physical address to be written in only one column of the particular line of the cache.
Claim 24
Independent Claim
211 words
A method of preventing aliasing from occurring when using a cache within a processor which includes a functional unit which is accessed using logical addresses, the processor interacting with a device external to the processor using physical addresses having more significant bits and least significant bits, the method comprising: addressing the cache using linear addresses having more significant bits and least significant bits, the cache including a plurality of columns, each column including a plurality of lines, the plurality of lines of each column corresponding to the plurality of lines of the other columns; translating physical addresses to linear addresses and linear addresses to physical addresses to allow devices external to the processor to communicate with the cache, the translating allowing the least significant bits of the linear address to correspond to the least significant bits of the physical address; translating linear addresses to logical addresses and logical addresses to linear addresses to allow the functional unit to communicate with the cache; and controlling the addressing of the cache so that the least significant bits of the linear address access a particular line of each column of the cache and causing information corresponding to a physical address to be written in only one column of the particular line of the cache.
Claim 25
Independent Claim
151 words
A apparatus for processing information, comprising: an external memory for holding the information, said external memory being addressed using physical addresses; a processor coupled with the external memory via a processor bus, the processor including a plurality of functional units, said functional units being addressed using logical addresses; a cache for temporarily storing information for use by said plurality of functional units, said cache being addressed using linear addresses; and a first translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional units to communicate with said cache, said first translation circuit being coupled between said functional units and said cache; and a second translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow said external memory to communicate with said cache, said second translation circuit being coupled between said external memory and said cache.
Claim 26
Independent Claim
151 words
A apparatus for processing information, comprising: an external memory for holding the information, said external memory being addressed using physical addresses; a processor coupled with the external memory via a processor bus, the processor including a plurality of functional units, said functional units being addressed using logical addresses; a cache for temporarily storing information for use by said plurality of functional units, said cache being addressed using linear addresses; and a first translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional units to communicate with said cache, said first translation circuit being coupled between said functional units and said cache; and a second translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow said external memory to communicate with said cache, said second translation circuit being coupled between said external memory and said cache.
Claim 27
Dependent Claim
36 words
The apparatus of claim 19 wherein: the cache includes an instruction cache for temporarily storing instructions for use by the functional units and a data cache for temporarily storing data for use by the functional units.
Claim 28
Independent Claim
147 words
The apparatus of 20 further comprising: an instruction physical tag array having a plurality of instruction physical address tag locations for storing a corresponding plurality of instruction physical address tags, said plurality of instruction physical address tag locations corresponding to a plurality of lines of said instruction cache, each instruction physical address tag location storing an instruction physical address tag indicating a physical address of the information stored in a corresponding line of said instruction cache; and a data physical tag array having a plurality of data physical address tag locations for storing a corresponding plurality of data physical address tags, said plurality of data physical address tag locations corresponding to a plurality of lines of said data cache, each data physical address tag location storing a data physical address tag indicating a physical address of the information stored in a corresponding line of said data cache.
Claim 29
Independent Claim
147 words
The apparatus of 20 further comprising: an instruction physical tag array having a plurality of instruction physical address tag locations for storing a corresponding plurality of instruction physical address tags, said plurality of instruction physical address tag locations corresponding to a plurality of lines of said instruction cache, each instruction physical address tag location storing an instruction physical address tag indicating a physical address of the information stored in a corresponding line of said instruction cache; and a data physical tag array having a plurality of data physical address tag locations for storing a corresponding plurality of data physical address tags, said plurality of data physical address tag locations corresponding to a plurality of lines of said data cache, each data physical address tag location storing a data physical address tag indicating a physical address of the information stored in a corresponding line of said data cache.
Claim 30
Dependent Claim
86 words
The apparatus of claim 21 further comprising: a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical address locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical address locations storing a corresponding physical address, said corresponding physical address being a translation of said linear address said translation lookaside buffer being accessed by both said instruction cache and said data cache.
Claim 31
Dependent Claim
86 words
The apparatus of claim 19 wherein the cache includes: a store array having a plurality of lines for temporarily storing information; and a linear tag array having a plurality of linear address tag locations for storing a corresponding plurality of linear address tags, said plurality of linear address tag locations corresponding to said plurality of lines of said store array, each linear address tag location storing a linear address tag indicating a linear address of the information stored in a corresponding line of said store array.
Claim 32
Independent Claim
63 words
The apparatus of 23 further comprising: a valid information array having a plurality of valid information signal locations for storing a corresponding plurality of valid information signals, said plurality of valid information signal locations corresponding to said plurality of lines of said store array, each said valid information signal indicating whether valid information is stored in a corresponding line of said store array.
Claim 33
Independent Claim
63 words
The apparatus of 23 further comprising: a valid information array having a plurality of valid information signal locations for storing a corresponding plurality of valid information signals, said plurality of valid information signal locations corresponding to said plurality of lines of said store array, each said valid information signal indicating whether valid information is stored in a corresponding line of said store array.
Claim 34
Dependent Claim
15 words
The apparatus of claim 24 wherein said linear tag array includes said valid information array.
Claim 35
Dependent Claim
29 words
The cache of claim 23 wherein: said cache includes a plurality of columns; and each of said plurality of columns includes a respective store array and linear tag array.
Claim 36
Dependent Claim
83 words
The apparatus of claim 26 further comprising: a plurality of physical tag arrays corresponding to said plurality of columns, each physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to said plurality of lines of said store array, each physical address tag location storing a physical address tag indicating the physical address of the information stored in a corresponding line of said store array.
Claim 37
Dependent Claim
70 words
The processor of claim 27 further comprising: a unified translation lookaside buffer, said unified translation lookaside buffer having a plurality of linear address locations and a corresponding plurality of physical address locations, each of said plurality of linear address locations storing a linear address and each of said corresponding plurality of physical address locations storing a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 38
Independent Claim
68 words
The apparatus of 19 further comprising: a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to a plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache.
Claim 39
Independent Claim
68 words
The apparatus of 19 further comprising: a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to a plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache.
Claim 40
Dependent Claim
76 words
The apparatus of claim 29 further comprising: a physical tag valid information array having a plurality of physical tag valid information signal locations for storing a corresponding plurality of physical tag valid information signals, said plurality of physical tag valid information signal locations corresponding to said plurality of lines of said cache each said physical tag valid information signal indicating whether a valid physical tag is stored in a corresponding line of said physical tag array.
Claim 41
Dependent Claim
17 words
The apparatus of claim 30 wherein said physical tag array includes said physical tag valid information array.
Claim 42
Dependent Claim
71 words
The apparatus of claim 19 further comprising: a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical address locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical address locations storing a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 43
Dependent Claim
73 words
The apparatus of claim 19 further comprising: a valid physical translation information array having a plurality of valid physical translation information signal locations for storing a corresponding plurality of valid physical translation information signals, said plurality of valid physical translation information signal locations corresponding to lines of said cache, each said valid physical translation information signal indicating whether information stored in a corresponding line of said cache provides a successful physical tag hit.
Claim 44
Dependent Claim
17 words
The apparatus of claim 33 wherein said linear tag array includes said valid physical translation information array.
Claim 45
Dependent Claim
277 words
A processor for processing information, the processor interacting with a device external to the processor using physical addresses, the processor comprising: a functional unit, said functional unit being addressed using logical addresses; a cache including a plurality of lines for temporarily storing information for use by said functional unit, said cache being addressed using linear addresses; a first translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow the device external to the processor to communicate with said cache, said first translation circuit being coupled between said cache and the device external to the processor; a second translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional unit to communicate with said cache, said second translation circuit being coupled between said functional unit and said cache; a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to said plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache; and a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical tag value locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical tag value locations storing a corresponding physical tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 46
Dependent Claim
277 words
A processor for processing information, the processor interacting with a device external to the processor using physical addresses, the processor comprising: a functional unit, said functional unit being addressed using logical addresses; a cache including a plurality of lines for temporarily storing information for use by said functional unit, said cache being addressed using linear addresses; a first translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow the device external to the processor to communicate with said cache, said first translation circuit being coupled between said cache and the device external to the processor; a second translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional unit to communicate with said cache, said second translation circuit being coupled between said functional unit and said cache; a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to said plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache; and a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical tag value locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical tag value locations storing a corresponding physical tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 47
Dependent Claim
36 words
The processor of claim 35 wherein: the cache includes an instruction cache for temporarily storing instructions for use by the functional unit and a data cache for temporarily storing data for use by the functional unit.
Claim 48
Dependent Claim
16 words
The processor of claim 36 wherein said translation lookaside buffer is a unified translation lookaside buffer.
Claim 49
Dependent Claim
147 words
A processor for processing information, the processor interacting with a device external to the processor using physical addresses, said processor being configured to execute an X86 instruction set, the processor comprising: a functional unit, said functional unit being addressed using logical addresses; a cache for temporarily storing information for use by said functional unit, said cache being addressed using linear addresses; a first translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow the device external to the processor to communicate with said cache, said first translation circuit being coupled between said cache and the device external to the processor; a second translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional unit to communicate with said cache, said second translation circuit being coupled between said functional unit and said cache.
Claim 50
Dependent Claim
147 words
A processor for processing information, the processor interacting with a device external to the processor using physical addresses, said processor being configured to execute an X86 instruction set, the processor comprising: a functional unit, said functional unit being addressed using logical addresses; a cache for temporarily storing information for use by said functional unit, said cache being addressed using linear addresses; a first translation circuit for translating physical addresses to linear addresses and linear addresses to physical addresses to allow the device external to the processor to communicate with said cache, said first translation circuit being coupled between said cache and the device external to the processor; a second translation circuit for translating linear addresses to logical addresses and logical addresses to linear addresses to allow said functional unit to communicate with said cache, said second translation circuit being coupled between said functional unit and said cache.
Claim 51
Dependent Claim
22 words
The processor of claim 38 wherein: the cache includes an instruction cache for temporarily storing instructions for use by the functional unit.
Claim 52
Dependent Claim
76 words
The processor of 39 further comprising: an instruction physical tag array having a plurality of instruction physical address tag locations for storing a corresponding plurality of instruction physical address tags, said plurality of instruction physical address tag locations corresponding to a plurality of lines of said instruction cache, each instruction physical address tag location storing an instruction physical address tag indicating a physical address of the information stored in a corresponding line of said instruction cache.
Claim 53
Dependent Claim
76 words
The processor of 39 further comprising: an instruction physical tag array having a plurality of instruction physical address tag locations for storing a corresponding plurality of instruction physical address tags, said plurality of instruction physical address tag locations corresponding to a plurality of lines of said instruction cache, each instruction physical address tag location storing an instruction physical address tag indicating a physical address of the information stored in a corresponding line of said instruction cache.
Claim 54
Dependent Claim
22 words
The processor of claim 38 wherein: the cache includes a data cache for temporarily storing data for use by the functional unit.
Claim 55
Dependent Claim
76 words
The processor of 41 further comprising: a data physical tag array having a plurality of data physical address tag locations for storing a corresponding plurality of data physical address tags, said plurality of data physical address tag locations corresponding to a plurality of lines of said data cache, each data physical address tag location storing a data physical address tag indicating a physical address of the information stored in a corresponding line of said data cache.
Claim 56
Dependent Claim
76 words
The processor of 41 further comprising: a data physical tag array having a plurality of data physical address tag locations for storing a corresponding plurality of data physical address tags, said plurality of data physical address tag locations corresponding to a plurality of lines of said data cache, each data physical address tag location storing a data physical address tag indicating a physical address of the information stored in a corresponding line of said data cache.
Claim 57
Dependent Claim
79 words
The processor of claim 38 further comprising: a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical tag value locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical tag value locations storing a corresponding physical tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 58
Dependent Claim
69 words
The processor of claim 38 further comprising: a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to a plurality of lines of said cache, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said cache.
Claim 59
Dependent Claim
265 words
A cache system for temporarily storing information for use by a functional unit of a microprocessor, the functional unit of the microprocessor operating using logical addresses, the microprocessor accessing devices external to the microprocessor using physical addresses, the microprocessor translating between logical addresses, linear addresses and physical addresses, the cache system comprising: a store array having a plurality of lines for temporarily storing information; a linear tag array having a plurality of linear address tag locations for storing a corresponding plurality of linear address tags, said plurality of linear address tag locations corresponding to said plurality of lines of said store array, each linear address tag location storing a linear address tag indicating a linear address of the information stored in a corresponding line of said store array; a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to said plurality of lines of said store array, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said store array; and a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical tag value locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical tag value locations storing a corresponding physical tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
Claim 60
Dependent Claim
265 words
A cache system for temporarily storing information for use by a functional unit of a microprocessor, the functional unit of the microprocessor operating using logical addresses, the microprocessor accessing devices external to the microprocessor using physical addresses, the microprocessor translating between logical addresses, linear addresses and physical addresses, the cache system comprising: a store array having a plurality of lines for temporarily storing information; a linear tag array having a plurality of linear address tag locations for storing a corresponding plurality of linear address tags, said plurality of linear address tag locations corresponding to said plurality of lines of said store array, each linear address tag location storing a linear address tag indicating a linear address of the information stored in a corresponding line of said store array; a physical tag array having a plurality of physical address tag locations for storing a corresponding plurality of physical address tags, said plurality of physical address tag locations corresponding to said plurality of lines of said store array, each physical address tag location storing a physical address tag indicating a physical address of the information stored in a corresponding line of said store array; and a translation lookaside buffer having a plurality of linear tag value locations and a corresponding plurality of physical tag value locations, each of said plurality of linear tag value locations storing a linear tag value indicating a linear address and each of said corresponding plurality of physical tag value locations storing a corresponding physical tag value indicating a corresponding physical address, said corresponding physical address being a translation of said linear address.
References Cited (Backward Citations)
US3781808A
Cited
US4044338A
Cited
US4155119A
Cited
US4179737A
Cited
US4161784A
Cited
US4384343A
Cited
US4453212A
Cited
US4928223A
Cited
EP0140533A2
Cited
US4807115A
Cited
US4736288A
Cited
EP0170525A2
Cited
US5133062A
Cited
EP0259095A2
Cited
US4992934A
Cited
US4926322A
Cited
US5222230A
Cited
US5056006A
Cited
US5233694A
Cited
US5155816A
Cited
US5155820A
Cited
US5226126A
Cited
US5390355A
Cited
US5136697A
Cited
US5233696A
Cited
US5185868A
Cited
US5226130A
Cited
US5274790A
Cited
US5201056A
Cited
EP0459232A2
Cited
US5325499A
Cited
GB2260429A
Cited
US5473348A
Cited
US5467473A
Cited
US5454117A
Cited
GB2281422A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-21 | 2000-10-21 | 2001-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-21 | 2004-10-21 | 2005-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-21 | 2008-10-21 | 2009-04-22 | $7700.00 | Window Closed / Lapsed |