US5623501A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Preprogramming testing in a field programmable gate array
Assignee: Crosspoint Solutions Inc
•
Filing: 1994-08-03
•
Granted: 1997-04-22
•
Expires: 2014-08-03
Abstract
Abstract A field programmable gate array integrated circuit which has numerous features for testing prior to programming the antifuses in the integrated circuit is provided. The circuits used to program the antifuses are also used for much of the preprogramming testing. The functionality of continuous series transistors and latch logic blocks may be tested together with the continuity of their programmable connections. Programmable input/output buffer circuits and clock circuits which set the desired clock network paths may be tested with signals on a serial scan path which passes through the input/output buffer circuits and clock circuits. Process characterization tests without the requirement of high-speed test equipment are also provided.
Inventors
- 👤 Laurence H. Cooke
- 👤 Christopher E. Phillips
- 👤 William J. Allen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 19:58
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318516; G01R31/318519; G01R31/31727; G01R31/318533; G01R31/318536; G01R31/30; G06; G06F; G06F2201/00; G06F2201/88
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
179 words
An integrated circuit having a plurality of terminals for providing electrical paths to and from said integrated circuit, said integrated circuit comprising an array of MOS transistors, each MOS transistor having a first source/drain, a second source/drain, and a gate; a plurality of line segments connected to said source/drains and gate of each MOS transistor; and means for accessing a selected MOS transistor from selected ones of said terminals responsive to address signals to others of said terminals to create a first path between a first selected one of said terminals and a first selected line segment connected to the first source/drain of said selected MOS transistor, a second path between a second selected one of said terminals and a second selected line segment connected to the second source/drain of said MOS transistor, and a third path between a third selected one of said terminals and a third selected line segment connected to the gate of said MOS transistor, so that said first, second, and third selected line segments are accessible via said first, second, and third paths respectively.
Claim 2
Dependent Claim
179 words
An integrated circuit having a plurality of terminals for providing electrical paths to and from said integrated circuit, said integrated circuit comprising an array of MOS transistors, each MOS transistor having a first source/drain, a second source/drain, and a gate; a plurality of line segments connected to said source/drains and gate of each MOS transistor; and means for accessing a selected MOS transistor from selected ones of said terminals responsive to address signals to others of said terminals to create a first path between a first selected one of said terminals and a first selected line segment connected to the first source/drain of said selected MOS transistor, a second path between a second selected one of said terminals and a second selected line segment connected to the second source/drain of said MOS transistor, and a third path between a third selected one of said terminals and a third selected line segment connected to the gate of said MOS transistor, so that said first, second, and third selected line segments are accessible via said first, second, and third paths respectively.
Claim 3
Dependent Claim
14 words
The integrated circuit of claim 1 wherein said MOS transistors comprise continuous series transistors.
Claim 4
Dependent Claim
59 words
The integrated circuit of claim 2 wherein said accessing means comprises a plurality of grids substantially spanning said array; and circuits connected between each line segment and at least one of said grids, and between each grid and at least one of said terminals, said circuits connecting selected line segments to said one terminal responsive to said address signals.
Claim 5
Dependent Claim
74 words
The integrated circuit of claim 3 wherein said circuits comprise a plurality of logic gates, each logic gate generating output signals responsive to said address signals; a plurality of transistors, each line segment and at least one of said grids having a first transistor connected therebetween, each grid and at least one of said terminals having a second transistor connected therebetween, each transistor responsive to said output signals of one of said logic gates.
Claim 6
Dependent Claim
39 words
The integrated circuit of claim 4 wherein said first transistors comprise banks of first transistors, each transistor of a bank connected to line segments proximate to each other and responsive to output signals of one of said logic gates.
References Cited (Backward Citations)
US3958110A
Cited
US4380811A
Cited
US4495629A
Cited
US4609830A
Cited
US4870302A
Cited
US4642487A
Cited
US4692923A
Cited
US4689654A
Cited
US4935734A
Cited
US4739250A
Cited
US5083083A
Cited
US5309091A
Cited
US4873459A
Cited
US4910417A
Cited
US4758745A
Cited
US4857774A
Cited
US5015885A
Cited
US4873459B1
Cited
US4758745B1
Cited
US5365165A
Cited
US4786904A
Cited
US5231637A
Cited
US5001368A
Cited
US5023485A
Cited
US5121394A
Cited
US5373510A
Cited
US5210759A
Cited
US5532441A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-21 | 2000-10-21 | 2001-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-21 | 2004-10-21 | 2005-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-21 | 2008-10-21 | 2009-04-22 | $7700.00 | Window Closed / Lapsed |