Patent US2680667A successfully refreshed from Google Patents.
Patent US5602501A successfully refreshed from Google Patents.
US5602501A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Mixer circuit using a dual gate field effect transistor
Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1994-12-05
•
Granted: 1997-02-11
•
Expires: 2014-12-05
Abstract
Abstract In a mixer circuit, a first gate electrode of a dual gate MESFET having a pulse doped structure is connected through a filter to an LO signal input terminal, and a second gate electrode of the dual gate FET is connected through a matching circuit to an RF signal input terminal. The drain electrode of the dual gate FET is connected through a low-pass filter to an output terminal. The gate bias point of the first gate electrode 25a of the dual gate FET is set in the vicinity of the pinch-off point of the mutual conductance, and the gate bias point of the second gate electrode 25b of the dual gate FET is set in the area where the mutual conductance is unvaried with increase of the gate voltage. With this arrangement, the mixer circuit is so designed that the isolation characteristic of the RF signal and the LO signal is excellent, and a stable operational characteristic is obtained.
Inventors
- 👤 Nobuo Shiga
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 23:22
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H03; H03D; H03D7/00; H03D7/12; H03D7/125; H10D30/00; H10D30/80; H10D30/87; H10D30/873
Claims Analysis
Total Claims: 56
Claim 1
Independent Claim
337 words
A mixer circuit for mixing a local oscillation signal and a radio frequency signal to supply an intermediate frequency signal, said mixer circuit comprising: a first input terminal to be supplied with the local oscillation signal; a second input terminal to be supplied with the radio frequency signal; an output terminal for supplying the intermediate frequency signal; and a dual gate FET for mixing the local oscillation signal from said first input terminal and the radio frequency signal from said second input terminal to generate the intermediate frequency signal, said dual gate FET having: a semi-insulating semiconductor substrate; a buffer layer formed on said substrate; a thin first pulse-doped layer having a high impurity concentration and being formed on said buffer layer; a cap layer structure formed on said thin first pulse-doped layer, said cap layer structure including a first undoped layer, a thin second pulse-doped layer having a high impurity concentration and formed in direct contact with said first undoped layers and a second undoped layer formed on said thin second pulse-doped layer; source and drain regions having high impurity concentrations, each of said source and drain regions extending from an upper surface of said cap layer structure to said buffer layer; a contact region having a high impurity concentration and extending from said upper surface of said cap layer structure to said buffer layer, said contact region located between and isolated from said source and drain regions; a drain electrode formed on an upper surface of said drain region and connected to said output terminal; a source electrode formed on an upper surface of said source region; a first gate electrode located between said source and drain regions, said first gate electrode being connected to said first input terminal; a second gate electrode located between said first gate electrode and said source electrode, said second gate electrode being connected to said second input terminal; and an insulating layer located between said first and second gate electrodes and covering an upper surface of said contact region.
Claim 2
Dependent Claim
337 words
A mixer circuit for mixing a local oscillation signal and a radio frequency signal to supply an intermediate frequency signal, said mixer circuit comprising: a first input terminal to be supplied with the local oscillation signal; a second input terminal to be supplied with the radio frequency signal; an output terminal for supplying the intermediate frequency signal; and a dual gate FET for mixing the local oscillation signal from said first input terminal and the radio frequency signal from said second input terminal to generate the intermediate frequency signal, said dual gate FET having: a semi-insulating semiconductor substrate; a buffer layer formed on said substrate; a thin first pulse-doped layer having a high impurity concentration and being formed on said buffer layer; a cap layer structure formed on said thin first pulse-doped layer, said cap layer structure including a first undoped layer, a thin second pulse-doped layer having a high impurity concentration and formed in direct contact with said first undoped layers and a second undoped layer formed on said thin second pulse-doped layer; source and drain regions having high impurity concentrations, each of said source and drain regions extending from an upper surface of said cap layer structure to said buffer layer; a contact region having a high impurity concentration and extending from said upper surface of said cap layer structure to said buffer layer, said contact region located between and isolated from said source and drain regions; a drain electrode formed on an upper surface of said drain region and connected to said output terminal; a source electrode formed on an upper surface of said source region; a first gate electrode located between said source and drain regions, said first gate electrode being connected to said first input terminal; a second gate electrode located between said first gate electrode and said source electrode, said second gate electrode being connected to said second input terminal; and an insulating layer located between said first and second gate electrodes and covering an upper surface of said contact region.
Claim 3
Dependent Claim
62 words
A mixer circuit according to claim 1, further including a single gate FET with a pulse-doped structure, said single gate FET being disposed between said first input terminal and said first gate electrode, said single gate FET having: a gate electrode connected to said first input terminal; and a drain electrode connected to said first gate electrode of said dual gate FET.
Claim 4
Dependent Claim
31 words
A mixer circuit according to claim 2, wherein said gate electrode of said single gate FET has a narrower gate width than said first gate electrode of said dual gate FET.
Claim 5
Dependent Claim
67 words
A mixer circuit according to claim 1, further comprising a single gate FET with a pulse-doped structure, said single gate FET being disposed between said second input terminal and said second gate electrode of said dual gate FET, said single gate FET having: a gate electrode connected to said second input terminal; and a drain electrode connected to said second gate electrode of said dual gate FET.
Claim 6
Dependent Claim
31 words
A mixer circuit according to claim 4, wherein said gate electrode of said single gate FET has a narrower gate width than said second gate electrode of said dual gate FET.
Claim 7
Dependent Claim
127 words
A mixer circuit according to claim 1, further comprising: a first single gate FET with a pulse-doped structure, said first single gate FET being disposed between said first input terminal and said first gate electrode, said first single gate FET having a gate electrode connected to said first input terminal and a drain electrode connected to said first gate electrode of said dual gate FET; and a second single gate FET with a pulse-doped structure, said second single gate FET being disposed between said second input terminal and said second gate electrode of said dual gate FET, said second single gate FET having a gate electrode connected to said second input terminal, and a drain electrode connected to said second gate electrode of said dual gate FET.
Claim 8
Dependent Claim
57 words
A mixer circuit according to claim 6, wherein said gate electrode of said first single gate FET has a narrower gate width than said first gate electrode of said dual gate FET, and said gate electrode of said second single gate FET has a narrower gate width than said second gate electrode of said dual gate FET.
Claim 9
Dependent Claim
15 words
A mixer circuit according to claim 1, wherein said source electrode is connected to ground.
Claim 10
Dependent Claim
15 words
A mixer circuit according to claim 2, wherein said source electrode is connected to ground.
Claim 11
Dependent Claim
15 words
A mixer circuit according to claim 4, wherein said source electrode is connected to ground.
Claim 12
Dependent Claim
15 words
A mixer circuit according to claim 6, wherein said source electrode is connected to ground.
Claim 13
Dependent Claim
22 words
A mixer circuit according to claim 1, wherein said thin first pulse-doped layer is made of GaAs with Si as a dopant.
Claim 14
Dependent Claim
22 words
A mixer circuit according to claim 1, wherein said thin second pulse-doped layer is made of GaAs with Si as a dopant.
Claim 15
Dependent Claim
20 words
A mixer circuit according to claim 1, wherein said thin first and second pulse-doped layers have the same conductivity type.
Claim 16
Dependent Claim
13 words
A mixer circuit according to claim 14, wherein said conductivity type is n-type.
Claim 17
Dependent Claim
18 words
A mixer circuit according to claim 1, wherein said thin first pulse-doped layer is made of n-type GaAs.
Claim 18
Dependent Claim
18 words
A mixer circuit according to claim 1, wherein said thin second pulse-doped layer is made of n-type GaAs.
Claim 19
Dependent Claim
20 words
A mixer circuit according to claim 1, wherein said thin first and second pulse-doped layers are made of n-type GaAs.
Claim 20
Dependent Claim
28 words
A mixer circuit according to claim 1, wherein said semiconductor substrate, said buffer layer, said thin first pulse-doped layer, and said cap layer structure are made of GaAs.
Claim 21
Dependent Claim
22 words
A mixer circuit according to claim 1, wherein said thin second pulse-doped layer is thinner than said thin first pulse doped layer.
Claim 22
Dependent Claim
17 words
A mixer circuit according to claim 1, wherein said insulating layer is made of SiO 2 .
Claim 23
Dependent Claim
21 words
A mixer circuit according to claim 1, further including a low-pass filter disposed between said drain electrode and said output terminal.
Claim 24
Dependent Claim
40 words
A mixer circuit according to claim 1, further including a filter disposed between said first gate electrode and said first input terminal, for preventing the intermediate frequency signal mixed-down in said mixer circuit from leaking to the first input terminal.
Claim 25
Dependent Claim
45 words
A mixer circuit according to claim 1, further including a matching circuit, disposed between said second gate electrode of said dual gate FET and said second input terminal, for performing an input impedance matching operation for said second gate electrode of said dual gate FET.
Claim 26
Dependent Claim
60 words
A mixer circuit according to claim 2, further comprising a bias circuit for supplying said gate electrode of said single gate FET with a gate bias voltage such that a mutual conductance of said gate electrode of said single gate FET is unvaried even when a gate input voltage of said gate electrode of said single gate FET is varied.
Claim 27
Dependent Claim
60 words
A mixer circuit according to claim 4, further including a bias circuit for supplying said gate electrode of said single gate FET with a gate bias voltage such that a mutual conductance of said gate electrode of said single gate FET is unvaried even when a gate input voltage of said gate electrode of said single gate FET is varied.
Claim 28
Dependent Claim
45 words
A mixer circuit according to claim 1, further including a bias circuit for supplying said first gate electrode of said dual gate FET with a gate bias voltage in the vicinity of a pinch-off voltage of said first gate electrode of said dual gate FET.
Claim 29
Dependent Claim
51 words
A mixer circuit according to claim 1, further comprising a bias circuit for supplying said second gate electrode of said dual gate FET with a gate bias voltage such that a mutual conductance of said gate electrode is unvaried even when a gate input voltage of said gate electrode is varied.
Claim 30
Dependent Claim
32 words
A mixer circuit according to claim 2, further including a coupling capacitor disposed between said first gate electrode of said dual gate FET and said drain electrode of said single gate FET.
Claim 31
Dependent Claim
32 words
A mixer circuit according to claim 4, further including a coupling capacitor disposed between said second gate electrode of said dual gate FET and said drain electrode of said single gate FET.
Claim 32
Dependent Claim
238 words
A mixer circuit for mixing a local oscillation signal and a radio frequency signal, said mixer circuit comprising: a first input terminal to be supplied with the local oscillation signal; a second input terminal to be supplied with the radio frequency signal; a dual gate FET having: source and drain regions, a contact region located between said source and drain regions, said contact region being physically isolated from both of said source and drain regions, a pulse-doped layer connecting said source and drain regions, a first gate electrode located between said source and drain regions, said first gate electrode being connected to said first input terminal, a second gate electrode located between said first gate electrode and said source region, said second gate electrode being connected to said second input terminal, a minimum distance between said second gate electrode and said source region being shorter than a minimum distance between said first gate electrode and said drain region, a source electrode formed on said source region, a drain electrode formed on said drain region, and an insulating layer located between said first and second gate electrodes and covering a surface of said contact region; and an output terminal connected to said drain electrode, an intermediate frequency signal being made available via said output terminal in response to the local oscillation signal being applied to said first terminal and the radio frequency signal being applied to said second terminal.
Claim 33
Dependent Claim
238 words
A mixer circuit for mixing a local oscillation signal and a radio frequency signal, said mixer circuit comprising: a first input terminal to be supplied with the local oscillation signal; a second input terminal to be supplied with the radio frequency signal; a dual gate FET having: source and drain regions, a contact region located between said source and drain regions, said contact region being physically isolated from both of said source and drain regions, a pulse-doped layer connecting said source and drain regions, a first gate electrode located between said source and drain regions, said first gate electrode being connected to said first input terminal, a second gate electrode located between said first gate electrode and said source region, said second gate electrode being connected to said second input terminal, a minimum distance between said second gate electrode and said source region being shorter than a minimum distance between said first gate electrode and said drain region, a source electrode formed on said source region, a drain electrode formed on said drain region, and an insulating layer located between said first and second gate electrodes and covering a surface of said contact region; and an output terminal connected to said drain electrode, an intermediate frequency signal being made available via said output terminal in response to the local oscillation signal being applied to said first terminal and the radio frequency signal being applied to said second terminal.
Claim 34
Dependent Claim
62 words
A mixer circuit according to claim 31, further comprising a single gate FET with a pulse-doped structure, said singe gate FET being disposed between said first input terminal and said first gate electrode, said single gate FET having a gate electrode connected to said first input terminal and a drain electrode connected to said first gate electrode of said dual gate FET.
Claim 35
Dependent Claim
31 words
A mixer circuit according to claim 32, wherein said gate electrode of said single gate FET has a narrower gate width than said first gate electrode of said dual gate FET.
Claim 36
Dependent Claim
67 words
A mixer circuit according to claim 31, further including a single gate FET with a pulse-doped structure, said single gate FET being disposed between said second input terminal and said second gate electrode of said dual gate FET, said single gate FET having a gate electrode connected to said second input terminal, and a drain electrode connected to said second gate electrode of said dual gate FET.
Claim 37
Dependent Claim
31 words
A mixer circuit according to claim 34, wherein said gate electrode of said single gate FET has a narrower gate width than said second gate electrode of said dual gate FET.
Claim 38
Dependent Claim
127 words
A mixer circuit according to claim 31, further including: a first single gate FET with a pulse-doped structure, said first single gate FET being disposed between said first input terminal and said first gate electrode, said first single gate FET having a gate electrode connected to said first input terminal, and a drain electrode connected to said first gate electrode of said dual gate FET; and a second single gate FET with a pulse-doped structure, said second single gate FET being disposed between said second input terminal and said second gate electrode of said dual gate FET, said second single gate FET having a gate electrode connected to said second input terminal, and a drain electrode connected to said second gate electrode of said dual gate FET.
Claim 39
Dependent Claim
57 words
A mixer circuit according to claim 36, wherein said gate electrode of said first single gate FET has a narrower gate width than said first gate electrode of said dual gate FET, and said gate electrode of said second single gate FET has a narrower gate width than said second gate electrode of said dual gate FET.
Claim 40
Dependent Claim
15 words
A mixer circuit according to claim 31, wherein said source electrode is connected to ground.
Claim 41
Dependent Claim
15 words
A mixer circuit according to claim 32, wherein said source electrode is connected to ground.
Claim 42
Dependent Claim
15 words
A mixer circuit according to claim 34, wherein said source electrode is connected to ground.
Claim 43
Dependent Claim
15 words
A mixer circuit according to claim 36, wherein said source electrode is connected to ground.
Claim 44
Dependent Claim
20 words
A mixer circuit according to claim 31, wherein said pulse-doped layer is made of GaAs with Si as a dopant.
Claim 45
Dependent Claim
16 words
A mixer circuit according to claim 31, wherein said pulse-doped layer is made of n-type GaAs.
Claim 46
Dependent Claim
17 words
A mixer circuit according to claim 31, wherein said insulating layer is made of SiO 2 .
Claim 47
Dependent Claim
21 words
A mixer circuit according to claim 31, further including a low-pass filter disposed between said drain electrode and said output terminal.
Claim 48
Dependent Claim
40 words
A mixer circuit according to claim 31, further including a filter disposed between said first gate electrode and said first input terminal, for preventing the intermediate frequency signal mixed-down in said mixer circuit from leaking to said first input terminal.
Claim 49
Dependent Claim
45 words
A mixer circuit according to claim 31, further including a matching circuit disposed between said second gate electrode of said dual gate FET and said second input terminal, for performing an input impedance matching operation for said second gate electrode of said dual gate FET.
Claim 50
Dependent Claim
60 words
A mixer circuit according to claim 32, further including a bias circuit for supplying said gate electrode of said single gate FET with a gate bias voltage such that a mutual conductance of said gate electrode of said single gate FET is unvaried even when a gate input voltage of said gate electrode of said single gate FET is varied.
Claim 51
Dependent Claim
60 words
A mixer circuit according to claim 34, further comprising a bias circuit for supplying said gate electrode of said single gate FET with a gate bias voltage such that a mutual conductance of said gate electrode of said single gate FET is unvaried even when a gate input voltage of said gate electrode of said single gate FET is varied.
Claim 52
Dependent Claim
45 words
A mixer circuit according to claim 31, further including a bias circuit for supplying said first gate electrode of said dual gate FET with a gate bias voltage in the vicinity of a pinch-off voltage of said first gate electrode of said dual gate FET.
Claim 53
Dependent Claim
48 words
A mixer circuit according to claim 31, further including a bias circuit for supplying said second gate electrode of said dual gate FET such that a mutual conductance of said second gate electrode is unvaried even when a gate input voltage of said second gate electrode is varied.
Claim 54
Dependent Claim
32 words
A mixer circuit according to claim 32, further including a coupling capacitor disposed between said first gate electrode of said dual gate FET and said drain electrode of said single gate FET.
Claim 55
Dependent Claim
32 words
A mixer circuit according to claim 34, further including a coupling capacitor disposed between said second gate electrode of said dual gate FET and said drain electrode of said single gate FET.
Claim 56
Dependent Claim
35 words
A mixer circuit according to claim 1, wherein a minimum distance between said second gate electrode and said source region is shorter than a minimum distance between said first gate electrode and said drain region.
References Cited (Backward Citations)
US4048646A
Cited
US4264981A
Cited
US4308473A
Cited
JPS55128907A
Cited
US4459556A
Cited
US4389660A
Cited
JPS5752174A
Cited
US4511813A
Cited
JPS5887875A
Cited
JPS5890806A
Cited
US4783688A
Cited
US4841169A
Cited
JPS58201375A
Cited
JPS58215077A
Cited
US4658440A
Cited
JPS61199306A
Cited
US4709410A
Cited
US4751744A
Cited
US4814851A
Cited
US4658220A
Cited
JPS6272210A
Cited
EP0285206A1
Cited
JPH01116569A
Cited
US4814649A
Cited
JPH01288004A
Cited
US5196359A
Cited
JPH02119146A
Cited
US5010305A
Cited
US5224218A
Cited
US5146182A
Cited
US5047816A
Cited
US5164686A
Cited
US5083050A
Cited
EP0492666A2
Cited
US5391512A
Cited
US5302840A
Cited
US5263198A
Cited
US5396132A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-11 | 2000-08-12 | 2001-02-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-11 | 2004-08-12 | 2005-02-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-11 | 2008-08-12 | 2009-02-11 | $7700.00 | Window Closed / Lapsed |