Multigate field effect transistor
Abstract
Abstract PURPOSE:To improve the nutual conductance of a multigate field effect transistor having a plurality of gate electrodes on a compound semiconductor layer by reducing the thickness of a semiconductor layer positioned directly under the gate at least one. CONSTITUTION:An N type epitaxial active layer 43 having 1.10<17>cm<-3> of carrier density and approx. 0.3mum of thickness is formed through a buffer layer 42 on a semi-insulating GaAs semiconductor substrate 41 added with Cr. Then, regions 44, 45 are etched on the layer 43 to form stepwise difference, Schottky metal, e.g., aluminum is deposited in the thickness of approx. 5,000Angstrom , is then patterned, and the first and second gates 46, 47 of approx. 1.0mum of gate length are formed. When the thickness of the layer 43 directly under the first gate 46 is formed thinner than that directly under the second gate 47, a bigate field effect transistor having high mutual conductance even if positive bias is not applied to the gate can be obtained.
Inventors
- 👤 Yoshito Ogawa
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.