← Back to Patent Explorer
US5196359A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming heterostructure field effect transistor

Assignee: Texas Instruments Inc
•
Filing: 1991-06-05
•
Granted: 1993-03-23
•
Expires: 2011-06-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A heterostructure field effect transistor having a buffer layer comprising a first compound semiconductor material. A layer of second semiconductor material different from the first material is formed over the buffer layer. The second layer has a total thickness less than 250 Å. A doped third semiconductor layer formed over the second layer. The net has a dopant concentration in the second layer is greater than the net dopant concentration in the third layer. A gate layer is positioned over the third layer. In a preferred embodiment the second layer is a pulse-doped pseudomorphic material. There is also provided a method for making the heterostructure field effect transistor. A doped pseudomorphic semiconductor layer of a first conductivity type is formed between first and second other semiconductor layers, the second layer including a net dopant concentration of the first conductivity type. A Schottky gate electrode is formed in contact with the second layer.

Inventors

  • 👤 Hung-Dah Shih
  • 👤 Bumman Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 13:06
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/204; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 56 words
A method for making a field effect transistor comprising the steps of: forming a doped pseudomorphic semiconductor channel layer of a first conductivity type between first and second other semiconductor layers, the second layer including a net dopant concentration of the first conductivity type; and forming a Schottky gate electrode in contact with the second layer.
Claim 2
Independent Claim 56 words
A method for making a field effect transistor comprising the steps of: forming a doped pseudomorphic semiconductor channel layer of a first conductivity type between first and second other semiconductor layers, the second layer including a net dopant concentration of the first conductivity type; and forming a Schottky gate electrode in contact with the second layer.
Claim 3
Dependent Claim 11 words
The method of claim 1 wherein the first layer is undoped.
Claim 4
Dependent Claim 72 words
The method of claim 1 further comprising the step of forming a third semiconductor layer over the second layer the third layer including a net dopant concentration of the first conductivity type which is greater than the net dopant concentration in the second layer, the step of forming the gate electrode including the step of forming a recess through the third layer to electrically isolate the gate electrode from the third layer.
Claim 5
Dependent Claim 16 words
The method of claim 3 wherein the gate electrode is formed as a double recessed gate.
Claim 6
Dependent Claim 22 words
The method of claim 1 wherein the pseudomorphic layer is formed of a material having higher mobility characteristics than the second layer.
Claim 7
Dependent Claim 17 words
The method of claim 1 wherein the pseudomorphic layer comprises In X Ga.sub.(1-X) As doped with silicon.
Claim 8
Dependent Claim 14 words
The method of claim 6 wherein X is greater than or equal to 0.15.
Claim 9
Dependent Claim 26 words
The method of claim 1 wherein the pseudomorphic layer is an epitaxially formed multilayer structure comprising a pulse doped mid layer and substantially undoped outer layers.
Claim 10
Dependent Claim 32 words
The method of claim 1 wherein the first layer comprises undoped GaAs, the second layer comprises doped GaAs and the pseudomorphic layer comprises heavily doped InGaAs to provide a pseudomorphic quantum well.
Claim 11
Dependent Claim 17 words
The method of claim 1 wherein the pseudomorphic layer is formed with a substantially uniform dopant distribution.

References Cited (Backward Citations)

JPS61158183A Cited
US4908325A Cited
US4830980A Cited
US5118637A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-03-22 1996-09-21 1997-03-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-03-22 2000-09-21 2001-03-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-03-22 2004-09-21 2005-03-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag