US5594366A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic device with regional and universal signal routing
Assignee: Atmel Corp
•
Filing: 1995-06-19
•
Granted: 1997-01-14
•
Expires: 2015-06-19
Abstract
Abstract A programmable logic device having a plurality of logic cells arranged in groups defining separate logic regions, both regional and multi-regional bus lines, and a crosspoint switch matrix which serves only to route signals from bus lines to inputs of the logic cells without logically combining two or more of the bus signals, i.e. without forming product terms. Rather, all logic is carried out by the logic cells themselves. In particular, the switch matrix is constructed so that each bus line can connect to one or more logic cell inputs, but each logic cell input can meaningfully connect to only one bus line without shorting. In one embodiment, each logic cell feeds one logic signal back to a regional bus line and can potentially feed back another logic signal through its region's universal select matrix to a universal bus line. The select matrix connects a subset of the region's potential feedback signals to the universal bus.
Inventors
- 👤 James C. K. Khong
- 👤 Wendey E. Mueller
- 👤 Joe Yu
- 👤 Neal Berger
- 👤 Keith H. Gudger
- 👤 Geoffrey S. Gongwer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 09:02
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/1735; H03K19/1736; H03K19/1737
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
224 words
A programmable logic device (PLD), comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals thereon, and a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each logic cell input being programmably connectable via a set of crosspoint switches of said matrix to at most one of any one of a plurality of said bus lines, each crosspoint switch being located at each intersection of said logic cell inputs and said bus lines and including a transmission gate connected from one of said bus lines to one of said logic cell inputs, said transmission gate being controlled by a programmable nonvolatile latch, each bus line being connectable to the logic cell inputs of the logic cells of at least one of said logic regions, at least one bus line being a regional bus line connectable only to logic cell inputs of the logic cells in only one of said logic regions and at least one bus line being a multi-regional bus line connectable to logic cell inputs of logic cells in multiple logic regions, each said regional bus line being directly connectable to logic cell inputs of all of the logic cells of a logic region.
Claim 2
Dependent Claim
224 words
A programmable logic device (PLD), comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals thereon, and a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each logic cell input being programmably connectable via a set of crosspoint switches of said matrix to at most one of any one of a plurality of said bus lines, each crosspoint switch being located at each intersection of said logic cell inputs and said bus lines and including a transmission gate connected from one of said bus lines to one of said logic cell inputs, said transmission gate being controlled by a programmable nonvolatile latch, each bus line being connectable to the logic cell inputs of the logic cells of at least one of said logic regions, at least one bus line being a regional bus line connectable only to logic cell inputs of the logic cells in only one of said logic regions and at least one bus line being a multi-regional bus line connectable to logic cell inputs of logic cells in multiple logic regions, each said regional bus line being directly connectable to logic cell inputs of all of the logic cells of a logic region.
Claim 3
Dependent Claim
30 words
The PLD of claim 1 wherein at least one multi-regional bus line is a universal bus line directly connectable to logic cell inputs of logic cells in every logic region.
Claim 4
Dependent Claim
212 words
A programmable logic device (PLD), comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals thereon, and a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each logic cell input being programmably connectable via a set of crosspoint switches of said matrix to any one of a plurality of said bus lines but capable of being usefully connected without shorting to at most one of said bus lines, each crosspoint switch including a transmission gate connected from one of said bus lines to one of said logic cell inputs, said transmission gate being controlled by a programmable nonvolatile latch, each bus line being connectable to the logic cell inputs to the logic cells of at least one of said logic regions, at least one bus line being a regional bus line connectable only to logic cell inputs of the logic cells in only one of said logic regions and at least one bus line being a multi-regional bus line connectable to logic cell inputs of logic cells in multiple logic regions, each logic cell providing a regional feedback signal to a regional bus line.
Claim 5
Dependent Claim
212 words
A programmable logic device (PLD), comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals thereon, and a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each logic cell input being programmably connectable via a set of crosspoint switches of said matrix to any one of a plurality of said bus lines but capable of being usefully connected without shorting to at most one of said bus lines, each crosspoint switch including a transmission gate connected from one of said bus lines to one of said logic cell inputs, said transmission gate being controlled by a programmable nonvolatile latch, each bus line being connectable to the logic cell inputs to the logic cells of at least one of said logic regions, at least one bus line being a regional bus line connectable only to logic cell inputs of the logic cells in only one of said logic regions and at least one bus line being a multi-regional bus line connectable to logic cell inputs of logic cells in multiple logic regions, each logic cell providing a regional feedback signal to a regional bus line.
Claim 6
Dependent Claim
212 words
A programmable logic device (PLD), comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals thereon, and a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each logic cell input being programmably connectable via a set of crosspoint switches of said matrix to any one of a plurality of said bus lines but capable of being usefully connected without shorting to at most one of said bus lines, each crosspoint switch including a transmission gate connected from one of said bus lines to one of said logic cell inputs, said transmission gate being controlled by a programmable nonvolatile latch, each bus line being connectable to the logic cell inputs to the logic cells of at least one of said logic regions, at least one bus line being a regional bus line connectable only to logic cell inputs of the logic cells in only one of said logic regions and at least one bus line being a multi-regional bus line connectable to logic cell inputs of logic cells in multiple logic regions, each logic cell providing a multi-regional feedback signal to a multi-regional bus line.
Claim 7
Dependent Claim
212 words
A programmable logic device (PLD), comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals thereon, and a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each logic cell input being programmably connectable via a set of crosspoint switches of said matrix to any one of a plurality of said bus lines but capable of being usefully connected without shorting to at most one of said bus lines, each crosspoint switch including a transmission gate connected from one of said bus lines to one of said logic cell inputs, said transmission gate being controlled by a programmable nonvolatile latch, each bus line being connectable to the logic cell inputs to the logic cells of at least one of said logic regions, at least one bus line being a regional bus line connectable only to logic cell inputs of the logic cells in only one of said logic regions and at least one bus line being a multi-regional bus line connectable to logic cell inputs of logic cells in multiple logic regions, each logic cell providing a multi-regional feedback signal to a multi-regional bus line.
Claim 8
Dependent Claim
62 words
The PLD of claim 4 further comprising a plurality of select means, each associated with a different logic region and receiving a potential multi-regional feedback signal from each logic cell of that logic region, for selecting a subset of said potential multi-regional feedback signals from their respective associated logic regions and connecting said selected subset of signals to corresponding multi-regional bus lines.
Claim 9
Dependent Claim
63 words
The PLD of claim 4 wherein each logic cell both provides a regional feedback signal to a regional bus line and programmably provides a multi-regional feedback signal to a multi-regional bus line, each logic cell further having programmable switch means therein receiving two feedback signals for selecting one signal as said regional feedback signal and the other signal as said multi-regional feedback signal.
Claim 10
Dependent Claim
184 words
A programmable logic device (PLD) comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals therein, a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each bus line being connectable via a set of crosspoint switches of said matrix to the logic cell inputs of at least one logic region, a plurality of said bus lines being multi-regional bus lines connectable to logic cell inputs in multiple logic regions, some of said bus lines are regional bus lines, each connectable to logic cell inputs in only one logic region, and wherein each logic cell provides a regional feedback signal to one of said regional bus lines, and a plurality of feedback select matrices, one for each logic region, each select matrix having inputs receiving potential multi-regional feedback signals from said logic regions of its corresponding logic region and having outputs providing a programmably selected subset of said potential multi-regional feedback signals to said multi-regional bus lines.
Claim 11
Dependent Claim
184 words
A programmable logic device (PLD) comprising a plurality of logic cells receiving input signals through logic cell inputs, said logic cells arranged in groups defining separate logic regions of such cells, a plurality of bus lines for conducting signals therein, a crosspoint switch matrix programmably connecting bus lines to said logic cell inputs, each bus line being connectable via a set of crosspoint switches of said matrix to the logic cell inputs of at least one logic region, a plurality of said bus lines being multi-regional bus lines connectable to logic cell inputs in multiple logic regions, some of said bus lines are regional bus lines, each connectable to logic cell inputs in only one logic region, and wherein each logic cell provides a regional feedback signal to one of said regional bus lines, and a plurality of feedback select matrices, one for each logic region, each select matrix having inputs receiving potential multi-regional feedback signals from said logic regions of its corresponding logic region and having outputs providing a programmably selected subset of said potential multi-regional feedback signals to said multi-regional bus lines.
Claim 12
Dependent Claim
26 words
The PLD of claim 7 wherein at least one multi-regional bus line is a universal bus line connectable to logic cell inputs in every logic region.
Claim 13
Dependent Claim
79 words
The PLD of claim 7 wherein each logic cell has programmable switch means receiving two feedback signals at switch inputs for selecting one of said feedback signals as a regional feedback signal provided at a first switch output to one of said regional bus lines and selecting the other of said feedback signals as a potential multi-regional feedback signal provided at a second switch output to the feedback select matrix corresponding to the logic region of said logic cell.
References Cited (Backward Citations)
US3925684A
Cited
US4422072A
Cited
USRE34363E
Cited
US4670749A
Cited
US4642487A
Cited
US5075576A
Cited
US4758745B1
Cited
US4873459A
Cited
US4910417A
Cited
US4873459B1
Cited
US5187393A
Cited
US5172014A
Cited
US5015885A
Cited
US4758745A
Cited
US4969121A
Cited
US4855619A
Cited
US4871930A
Cited
US4912342A
Cited
US4903223A
Cited
US4945267A
Cited
US4967107A
Cited
US5255203A
Cited
US5140193A
Cited
US5055718A
Cited
US5198705A
Cited
US5144166A
Cited
US5079451A
Cited
US5122685A
Cited
US5220213A
Cited
US5220214A
Cited
US5296759A
Cited
US5260610A
Cited
US5260611A
Cited
US5189320A
Cited
US5208491A
Cited
US5231312A
Cited
US5258668A
Cited
US5331227A
Cited
US5329181A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-14 | 2000-07-15 | 2001-01-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-14 | 2004-07-15 | 2005-01-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-14 | 2008-07-15 | 2009-01-14 | $7700.00 | Window Closed / Lapsed |