Patent US5583062A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5583062A Expired / Lapsed US ⏱️ 0.0 years remaining

Self-aligned twin well process having a SiO2 -polysilicon-SiO2 barrier mask

Assignee: Bell Semiconductor LLC
•
Filing: 1995-06-07
•
Granted: 1996-12-10
•
Expires: 2015-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is provided for forming planar, self aligned wells without a high temperature oxidation step to form an ion barrier. The method comprises preparing a substrate with a silicon dioxide-polysilicon-silicon dioxide barrier layer that can be etched to expose different sublayers of the barrier at selected junctures in the production process. A single masking step defines the location of a first set of wells on the prepared substrate. The outer silicon dioxide layer is etched to expose the polysilicon layer at the selected locations, and the substrate is implanted with boron ions to form the first set of wells. Following ion implantation, the substrate photo-resist is removed, and the substrate is exposed to a germanium-silicon mixture under conditions selected to preferentially deposit a germanium-silicon alloy barrier layer on the exposed polysilicon layer. The germanium-silicon alloy masks the first set of doped wells against subsequent etching and an ion implantation step that forms the second set of doped wells. Since the locations at which the germanium-silicon alloy deposits are defined by the locations of the first set of wells, the second set of wells is automatically aligned with respect to the first set of wells.

Inventors

  • 👤 Ashok K. Kapoor

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 06:53
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/22; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0191; H10D84/02; H10D84/03; H10D84/038; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/945

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 130 words
A method for forming self-aligned, doped wells in a semiconductor structure, comprising the steps of: forming a silicon dioxide-polysilicon-silicon dioxide barrier layer on a surface of a substrate to produce a modified substrate having an outer silicon dioxide layer; etching the outer silicon dioxide layer of the modified substrate to expose the polysilicon of the barrier layer at first locations; forming wells having a first conductivity type at the first locations; exposing the modified substrate to a germanium-silicon mixture under conditions selected to deposit a germanium-silicon alloy layer selectively on the exposed polysilicon; etching the outer silicon dioxide layer and polysilicon of the barrier layer on the modified substrate at locations adjacent to the deposited germanium-silicon alloy layer; and forming wells having a second conductivity type at the etched locations.
Claim 2
Independent Claim 130 words
A method for forming self-aligned, doped wells in a semiconductor structure, comprising the steps of: forming a silicon dioxide-polysilicon-silicon dioxide barrier layer on a surface of a substrate to produce a modified substrate having an outer silicon dioxide layer; etching the outer silicon dioxide layer of the modified substrate to expose the polysilicon of the barrier layer at first locations; forming wells having a first conductivity type at the first locations; exposing the modified substrate to a germanium-silicon mixture under conditions selected to deposit a germanium-silicon alloy layer selectively on the exposed polysilicon; etching the outer silicon dioxide layer and polysilicon of the barrier layer on the modified substrate at locations adjacent to the deposited germanium-silicon alloy layer; and forming wells having a second conductivity type at the etched locations.
Claim 3
Dependent Claim 38 words
The method of claim 1, wherein the step of etching the outer silicon dioxide layer comprises the steps of: masking the modified substrate to define first locations; and etching the outer silicon dioxide layer at the first locations.
Claim 4
Dependent Claim 54 words
The method of claim 2, wherein the step of exposing the modified substrate to a germanium-silicon mixture comprises the substeps of: etching the substrate to remove any masking material; heating the substrate to between about 500° C. and 1000° C.; and exposing the etched substrate to a germanium-silicon mixture in the presence of HCl.
Claim 5
Dependent Claim 26 words
The method of claim 3, wherein the step of forming wells of the second conductivity type comprises implanting the substrate with ions of a second dopant.
Claim 6
Dependent Claim 13 words
The method of claim 4, wherein the ion implantation step uses phosphorous ions.
Claim 7
Dependent Claim 26 words
The method of claim 1, wherein the step of forming wells having a first conductivity type comprises implanting the substrate with ions of a first dopant.
Claim 8
Dependent Claim 19 words
The method of claim 6, wherein the step of implanting ions of a first dopant comprises implanting boron ions.
Claim 9
Dependent Claim 35 words
The method of claim 1, wherein the outer silicon dioxide layer of the barrier layer is between about 100 and about 1000 Å thick and the polysilicon is between about 50 and 500 Å thick.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-12-10 2000-06-10 2000-12-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-12-10 2004-06-10 2004-12-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-12-10 2008-06-10 2008-12-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag